Immersion lithography process improvements by wafer edge inspection at 300mm DRAM manufacturing fab
Edge die yield is becoming critical as semiconductor manufacturing fabs attempt to save costs and reduce wafer edge exclusion to produce more good die per wafer. As a consequence, wafer edge defect inspection and metrology applications are now critical components of the overall yield management stra...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 4 |
---|---|
container_issue | |
container_start_page | 1 |
container_title | |
container_volume | |
creator | Strobl, M Hsu, C Yu Chen Lin Chen, H Chen, D Cheng, A WonGun Lee Lin, S Donzella, O Leung, R Kopp, J Pinto, B |
description | Edge die yield is becoming critical as semiconductor manufacturing fabs attempt to save costs and reduce wafer edge exclusion to produce more good die per wafer. As a consequence, wafer edge defect inspection and metrology applications are now critical components of the overall yield management strategy in advanced semiconductor fabs. Photolithography is the area most affected by defect formation at the wafer edge because of the continuous evolution in process and materials. In this paper, we investigate wafer edge defectivity and film z-height metrology in order to optimize processes and better understand the mechanisms of wafer edge defectivity in the immersion lithography module. |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5750223</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5750223</ieee_id><sourcerecordid>5750223</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-dcc3515ec5ab692b0cada68195e8d3a8d4b93b37e82b99c04750a401cc582c343</originalsourceid><addsrcrecordid>eNotjMtOwzAURI0AiVL6BWz8A5EcXzuxl1V5VSpCQl2wq66dm9aoTiI7BeXvKYLZzFnMmQu2sLVR1gpVggF9yW5LpetagJXiis1KLaHQGj5u2CLnT3FOVdm60jPm1zFSyqHv-DGMh36fcDhMfEi9p5x5iGf6okjdmLmb-De2lDg1e-KhywP58dfEkYMQMfKH9-Urj9idWvTjKYVuz1t0d-y6xWOmxX_P2fbpcbt6KTZvz-vVclMEK8ai8R50qclrdJWVTnhssDKl1WQaQNMoZ8FBTUY6a71QtRaoROm9NtKDgjm7_7sNRLQbUoiYpp0-z6QE-AG2elPO</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Immersion lithography process improvements by wafer edge inspection at 300mm DRAM manufacturing fab</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Strobl, M ; Hsu, C ; Yu Chen Lin ; Chen, H ; Chen, D ; Cheng, A ; WonGun Lee ; Lin, S ; Donzella, O ; Leung, R ; Kopp, J ; Pinto, B</creator><creatorcontrib>Strobl, M ; Hsu, C ; Yu Chen Lin ; Chen, H ; Chen, D ; Cheng, A ; WonGun Lee ; Lin, S ; Donzella, O ; Leung, R ; Kopp, J ; Pinto, B</creatorcontrib><description>Edge die yield is becoming critical as semiconductor manufacturing fabs attempt to save costs and reduce wafer edge exclusion to produce more good die per wafer. As a consequence, wafer edge defect inspection and metrology applications are now critical components of the overall yield management strategy in advanced semiconductor fabs. Photolithography is the area most affected by defect formation at the wafer edge because of the continuous evolution in process and materials. In this paper, we investigate wafer edge defectivity and film z-height metrology in order to optimize processes and better understand the mechanisms of wafer edge defectivity in the immersion lithography module.</description><identifier>ISSN: 1523-553X</identifier><identifier>ISBN: 1457703920</identifier><identifier>ISBN: 9781457703928</identifier><identifier>EISBN: 9784990413835</identifier><identifier>EISBN: 4990413830</identifier><language>eng</language><publisher>IEEE</publisher><ispartof>2010 International Symposium on Semiconductor Manufacturing (ISSM), 2010, p.1-4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5750223$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5750223$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Strobl, M</creatorcontrib><creatorcontrib>Hsu, C</creatorcontrib><creatorcontrib>Yu Chen Lin</creatorcontrib><creatorcontrib>Chen, H</creatorcontrib><creatorcontrib>Chen, D</creatorcontrib><creatorcontrib>Cheng, A</creatorcontrib><creatorcontrib>WonGun Lee</creatorcontrib><creatorcontrib>Lin, S</creatorcontrib><creatorcontrib>Donzella, O</creatorcontrib><creatorcontrib>Leung, R</creatorcontrib><creatorcontrib>Kopp, J</creatorcontrib><creatorcontrib>Pinto, B</creatorcontrib><title>Immersion lithography process improvements by wafer edge inspection at 300mm DRAM manufacturing fab</title><title>2010 International Symposium on Semiconductor Manufacturing (ISSM)</title><addtitle>ISSM</addtitle><description>Edge die yield is becoming critical as semiconductor manufacturing fabs attempt to save costs and reduce wafer edge exclusion to produce more good die per wafer. As a consequence, wafer edge defect inspection and metrology applications are now critical components of the overall yield management strategy in advanced semiconductor fabs. Photolithography is the area most affected by defect formation at the wafer edge because of the continuous evolution in process and materials. In this paper, we investigate wafer edge defectivity and film z-height metrology in order to optimize processes and better understand the mechanisms of wafer edge defectivity in the immersion lithography module.</description><issn>1523-553X</issn><isbn>1457703920</isbn><isbn>9781457703928</isbn><isbn>9784990413835</isbn><isbn>4990413830</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjMtOwzAURI0AiVL6BWz8A5EcXzuxl1V5VSpCQl2wq66dm9aoTiI7BeXvKYLZzFnMmQu2sLVR1gpVggF9yW5LpetagJXiis1KLaHQGj5u2CLnT3FOVdm60jPm1zFSyqHv-DGMh36fcDhMfEi9p5x5iGf6okjdmLmb-De2lDg1e-KhywP58dfEkYMQMfKH9-Urj9idWvTjKYVuz1t0d-y6xWOmxX_P2fbpcbt6KTZvz-vVclMEK8ai8R50qclrdJWVTnhssDKl1WQaQNMoZ8FBTUY6a71QtRaoROm9NtKDgjm7_7sNRLQbUoiYpp0-z6QE-AG2elPO</recordid><startdate>201010</startdate><enddate>201010</enddate><creator>Strobl, M</creator><creator>Hsu, C</creator><creator>Yu Chen Lin</creator><creator>Chen, H</creator><creator>Chen, D</creator><creator>Cheng, A</creator><creator>WonGun Lee</creator><creator>Lin, S</creator><creator>Donzella, O</creator><creator>Leung, R</creator><creator>Kopp, J</creator><creator>Pinto, B</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201010</creationdate><title>Immersion lithography process improvements by wafer edge inspection at 300mm DRAM manufacturing fab</title><author>Strobl, M ; Hsu, C ; Yu Chen Lin ; Chen, H ; Chen, D ; Cheng, A ; WonGun Lee ; Lin, S ; Donzella, O ; Leung, R ; Kopp, J ; Pinto, B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-dcc3515ec5ab692b0cada68195e8d3a8d4b93b37e82b99c04750a401cc582c343</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Strobl, M</creatorcontrib><creatorcontrib>Hsu, C</creatorcontrib><creatorcontrib>Yu Chen Lin</creatorcontrib><creatorcontrib>Chen, H</creatorcontrib><creatorcontrib>Chen, D</creatorcontrib><creatorcontrib>Cheng, A</creatorcontrib><creatorcontrib>WonGun Lee</creatorcontrib><creatorcontrib>Lin, S</creatorcontrib><creatorcontrib>Donzella, O</creatorcontrib><creatorcontrib>Leung, R</creatorcontrib><creatorcontrib>Kopp, J</creatorcontrib><creatorcontrib>Pinto, B</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Strobl, M</au><au>Hsu, C</au><au>Yu Chen Lin</au><au>Chen, H</au><au>Chen, D</au><au>Cheng, A</au><au>WonGun Lee</au><au>Lin, S</au><au>Donzella, O</au><au>Leung, R</au><au>Kopp, J</au><au>Pinto, B</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Immersion lithography process improvements by wafer edge inspection at 300mm DRAM manufacturing fab</atitle><btitle>2010 International Symposium on Semiconductor Manufacturing (ISSM)</btitle><stitle>ISSM</stitle><date>2010-10</date><risdate>2010</risdate><spage>1</spage><epage>4</epage><pages>1-4</pages><issn>1523-553X</issn><isbn>1457703920</isbn><isbn>9781457703928</isbn><eisbn>9784990413835</eisbn><eisbn>4990413830</eisbn><abstract>Edge die yield is becoming critical as semiconductor manufacturing fabs attempt to save costs and reduce wafer edge exclusion to produce more good die per wafer. As a consequence, wafer edge defect inspection and metrology applications are now critical components of the overall yield management strategy in advanced semiconductor fabs. Photolithography is the area most affected by defect formation at the wafer edge because of the continuous evolution in process and materials. In this paper, we investigate wafer edge defectivity and film z-height metrology in order to optimize processes and better understand the mechanisms of wafer edge defectivity in the immersion lithography module.</abstract><pub>IEEE</pub><tpages>4</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1523-553X |
ispartof | 2010 International Symposium on Semiconductor Manufacturing (ISSM), 2010, p.1-4 |
issn | 1523-553X |
language | eng |
recordid | cdi_ieee_primary_5750223 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
title | Immersion lithography process improvements by wafer edge inspection at 300mm DRAM manufacturing fab |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T18%3A31%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Immersion%20lithography%20process%20improvements%20by%20wafer%20edge%20inspection%20at%20300mm%20DRAM%20manufacturing%20fab&rft.btitle=2010%20International%20Symposium%20on%20Semiconductor%20Manufacturing%20(ISSM)&rft.au=Strobl,%20M&rft.date=2010-10&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.issn=1523-553X&rft.isbn=1457703920&rft.isbn_list=9781457703928&rft_id=info:doi/&rft_dat=%3Cieee_6IE%3E5750223%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9784990413835&rft.eisbn_list=4990413830&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5750223&rfr_iscdi=true |