Physically based analytical model for plateau in gate C-V characteristics of strained silicon pMOSFET

A physically based analytical model was developed to predict the performance of the plateau observed in the gate C-V characteristics of strained-Si/SiGe pMOSFET. Experimental results were used to validate this model. The extracted parameters from our model were t OX =20 nm, N D =1×10 16 cm −3 , t SSi =13.2 nm, consistent with the experimental values. The results show that the simulation results agree with experimental data well. It is found that the plateau can be strongly affected by doping concentration, strained-Si layer thickness and mass fraction of Ge in the SiGe layer. The model has been implemented in the software for strained silicon MOSFET parameter extraction, and has great value in the design of the strained-Si/SiGe devices.