Integrated circuit package system with filled wafer recess

Integrated circuit package system with filled wafer recess

An integrated circuit package system is provided including forming a wafer having a back side and an active side, forming a recess in the wafer from the back side, forming a cover in the recess, and singulating the wafer at the recess filled with the cover.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Guillermo, Dennis, Magno, Sheila Rima C, Asoy, Ma. Shirley, Marimuthu, Pandi Chelvam
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Guillermo, Dennis
Magno, Sheila Rima C
Asoy, Ma. Shirley
Marimuthu, Pandi Chelvam
description An integrated circuit package system is provided including forming a wafer having a back side and an active side, forming a recess in the wafer from the back side, forming a cover in the recess, and singulating the wafer at the recess filled with the cover.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08293584</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08293584</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082935843</originalsourceid><addsrcrecordid>eNrjZLDyzCtJTS9KLElNUUjOLEouzSxRKEhMzk5MT1UoriwuSc1VKM8syVBIy8zJASopT0xLLVIoSk1OLS7mYWBNS8wpTuWF0twMCm6uIc4euqXFBUDz8kqK44EGgygDCyNLY1MLE2MilAAAXsowLg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit package system with filled wafer recess</title><source>USPTO Issued Patents</source><creator>Guillermo, Dennis ; Magno, Sheila Rima C ; Asoy, Ma. Shirley ; Marimuthu, Pandi Chelvam</creator><creatorcontrib>Guillermo, Dennis ; Magno, Sheila Rima C ; Asoy, Ma. Shirley ; Marimuthu, Pandi Chelvam ; STATS ChipPAC Ltd</creatorcontrib><description>An integrated circuit package system is provided including forming a wafer having a back side and an active side, forming a recess in the wafer from the back side, forming a cover in the recess, and singulating the wafer at the recess filled with the cover.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8293584$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8293584$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Guillermo, Dennis</creatorcontrib><creatorcontrib>Magno, Sheila Rima C</creatorcontrib><creatorcontrib>Asoy, Ma. Shirley</creatorcontrib><creatorcontrib>Marimuthu, Pandi Chelvam</creatorcontrib><creatorcontrib>STATS ChipPAC Ltd</creatorcontrib><title>Integrated circuit package system with filled wafer recess</title><description>An integrated circuit package system is provided including forming a wafer having a back side and an active side, forming a recess in the wafer from the back side, forming a cover in the recess, and singulating the wafer at the recess filled with the cover.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLDyzCtJTS9KLElNUUjOLEouzSxRKEhMzk5MT1UoriwuSc1VKM8syVBIy8zJASopT0xLLVIoSk1OLS7mYWBNS8wpTuWF0twMCm6uIc4euqXFBUDz8kqK44EGgygDCyNLY1MLE2MilAAAXsowLg</recordid><startdate>20121023</startdate><enddate>20121023</enddate><creator>Guillermo, Dennis</creator><creator>Magno, Sheila Rima C</creator><creator>Asoy, Ma. Shirley</creator><creator>Marimuthu, Pandi Chelvam</creator><scope>EFH</scope></search><sort><creationdate>20121023</creationdate><title>Integrated circuit package system with filled wafer recess</title><author>Guillermo, Dennis ; Magno, Sheila Rima C ; Asoy, Ma. Shirley ; Marimuthu, Pandi Chelvam</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082935843</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Guillermo, Dennis</creatorcontrib><creatorcontrib>Magno, Sheila Rima C</creatorcontrib><creatorcontrib>Asoy, Ma. Shirley</creatorcontrib><creatorcontrib>Marimuthu, Pandi Chelvam</creatorcontrib><creatorcontrib>STATS ChipPAC Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Guillermo, Dennis</au><au>Magno, Sheila Rima C</au><au>Asoy, Ma. Shirley</au><au>Marimuthu, Pandi Chelvam</au><aucorp>STATS ChipPAC Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit package system with filled wafer recess</title><date>2012-10-23</date><risdate>2012</risdate><abstract>An integrated circuit package system is provided including forming a wafer having a back side and an active side, forming a recess in the wafer from the back side, forming a cover in the recess, and singulating the wafer at the recess filled with the cover.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08293584
source USPTO Issued Patents
title Integrated circuit package system with filled wafer recess
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T16%3A54%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Guillermo,%20Dennis&rft.aucorp=STATS%20ChipPAC%20Ltd&rft.date=2012-10-23&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08293584%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true