Tracking circuit for reducing faults in a memory

A memory circuit includes a plurality of memory cells and a plurality of bit lines and row lines connected to the memory cells for accessing selected memory cells. The memory circuit includes a programmable voltage source adapted for connection to at least one bit line and operative to precharge the...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Dudeck, Dennis E, Evans, Donald Albert, Pham, Hai Quang, Werner, Wayne E, Wozniak, Ronald James
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!