Depth buffer for rasterization pipeline

By locating the depth buffer of a 3D graphics rasterization pipeline in a dedicated high speed memory, bandwidth on a main bus can be eliminated that would otherwise result from hidden surface removal (HSR) hardware contained in the pipeline. Also, by reordering of read and write access commands to the depth buffer memory, it is possible to improve memory access throughput otherwise impacted by an increased latency of a read access.