Attaching and virtualizing reconfigurable logic units to a processor
In one embodiment, the present invention includes a pipeline to execute instructions out-of-order, where the pipeline has front-end stages, execution units, and back-end stages, and the execution units are coupled between dispatch ports of the front-end stages and writeback ports of the back-end sta...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Glew, Andrew F |
| description | In one embodiment, the present invention includes a pipeline to execute instructions out-of-order, where the pipeline has front-end stages, execution units, and back-end stages, and the execution units are coupled between dispatch ports of the front-end stages and writeback ports of the back-end stages. Further, a reconfigurable logic is coupled between one of the dispatch ports and one of the writeback ports to perform specialized operations or handle instructions that are not part of an instruction set architecture (ISA) used by the pipeline. Other embodiments are described and claimed. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07996656</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07996656</sourcerecordid><originalsourceid>FETCH-uspatents_grants_079966563</originalsourceid><addsrcrecordid>eNrjZHBxLClJTM7IzEtXSMxLUSjLLCopTczJrAIJFKUm5-elZaaXFiUm5aQq5OSnZyYrlOZllhQrlOQrJCoUFOUnpxYX5xfxMLCmJeYUp_JCaW4GBTfXEGcP3dLigsSS1LyS4vj0okQQZWBuaWlmZmpmTIQSALzsNFQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Attaching and virtualizing reconfigurable logic units to a processor</title><source>USPTO Issued Patents</source><creator>Glew, Andrew F</creator><creatorcontrib>Glew, Andrew F ; Intel Corporation</creatorcontrib><description>In one embodiment, the present invention includes a pipeline to execute instructions out-of-order, where the pipeline has front-end stages, execution units, and back-end stages, and the execution units are coupled between dispatch ports of the front-end stages and writeback ports of the back-end stages. Further, a reconfigurable logic is coupled between one of the dispatch ports and one of the writeback ports to perform specialized operations or handle instructions that are not part of an instruction set architecture (ISA) used by the pipeline. Other embodiments are described and claimed.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7996656$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,778,800,883,64024</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7996656$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Glew, Andrew F</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Attaching and virtualizing reconfigurable logic units to a processor</title><description>In one embodiment, the present invention includes a pipeline to execute instructions out-of-order, where the pipeline has front-end stages, execution units, and back-end stages, and the execution units are coupled between dispatch ports of the front-end stages and writeback ports of the back-end stages. Further, a reconfigurable logic is coupled between one of the dispatch ports and one of the writeback ports to perform specialized operations or handle instructions that are not part of an instruction set architecture (ISA) used by the pipeline. Other embodiments are described and claimed.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHBxLClJTM7IzEtXSMxLUSjLLCopTczJrAIJFKUm5-elZaaXFiUm5aQq5OSnZyYrlOZllhQrlOQrJCoUFOUnpxYX5xfxMLCmJeYUp_JCaW4GBTfXEGcP3dLigsSS1LyS4vj0okQQZWBuaWlmZmpmTIQSALzsNFQ</recordid><startdate>20110809</startdate><enddate>20110809</enddate><creator>Glew, Andrew F</creator><scope>EFH</scope></search><sort><creationdate>20110809</creationdate><title>Attaching and virtualizing reconfigurable logic units to a processor</title><author>Glew, Andrew F</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_079966563</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Glew, Andrew F</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Glew, Andrew F</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Attaching and virtualizing reconfigurable logic units to a processor</title><date>2011-08-09</date><risdate>2011</risdate><abstract>In one embodiment, the present invention includes a pipeline to execute instructions out-of-order, where the pipeline has front-end stages, execution units, and back-end stages, and the execution units are coupled between dispatch ports of the front-end stages and writeback ports of the back-end stages. Further, a reconfigurable logic is coupled between one of the dispatch ports and one of the writeback ports to perform specialized operations or handle instructions that are not part of an instruction set architecture (ISA) used by the pipeline. Other embodiments are described and claimed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07996656 |
| source | USPTO Issued Patents |
| title | Attaching and virtualizing reconfigurable logic units to a processor |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T05%3A37%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Glew,%20Andrew%20F&rft.aucorp=Intel%20Corporation&rft.date=2011-08-09&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07996656%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |