Programmable address space built-in self test (BIST) device and method for fault detection
A built-in self-test (BIST) circuit for testing addressable locations can include a BIST generator that can generate test addresses for testing each addressable location. Defective addresses can be stored in a fault address store. An address range selector circuit can limit the range of addresses ge...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Doddamane, Ramesha Vadlamani, Eswar Krishnan, Gopalakrishnan Perur Singh, Tarjinder |
description | A built-in self-test (BIST) circuit for testing addressable locations can include a BIST generator that can generate test addresses for testing each addressable location. Defective addresses can be stored in a fault address store. An address range selector circuit can limit the range of addresses generated by an address generator. Once defective addresses for a first range have been detected, an address range selector circuit can test another range. An entire address range can thus be tested regardless of the depth of a fault address store. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07945823</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07945823</sourcerecordid><originalsourceid>FETCH-uspatents_grants_079458233</originalsourceid><addsrcrecordid>eNqNjbsKAjEQRdNYiPoPU2qxIK6i2yqKdoJb2cjsZuIG8pDMxO83gh9gdYp7OHes7tcUnwm9x84RoNaJmIFf2BN02TqpbAAmZ0CIBeb7y61dgKa3LQIGDZ5kiBpMTGAwOymbUC82hqkaGXRMsx8nCk7H9nCucskLBeFHef5iuW3Wm92qrv9QPlA1Ot0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Programmable address space built-in self test (BIST) device and method for fault detection</title><source>USPTO Issued Patents</source><creator>Doddamane, Ramesha ; Vadlamani, Eswar ; Krishnan, Gopalakrishnan Perur ; Singh, Tarjinder</creator><creatorcontrib>Doddamane, Ramesha ; Vadlamani, Eswar ; Krishnan, Gopalakrishnan Perur ; Singh, Tarjinder ; Netlogic Microsystems, Inc</creatorcontrib><description>A built-in self-test (BIST) circuit for testing addressable locations can include a BIST generator that can generate test addresses for testing each addressable location. Defective addresses can be stored in a fault address store. An address range selector circuit can limit the range of addresses generated by an address generator. Once defective addresses for a first range have been detected, an address range selector circuit can test another range. An entire address range can thus be tested regardless of the depth of a fault address store.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7945823$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7945823$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Doddamane, Ramesha</creatorcontrib><creatorcontrib>Vadlamani, Eswar</creatorcontrib><creatorcontrib>Krishnan, Gopalakrishnan Perur</creatorcontrib><creatorcontrib>Singh, Tarjinder</creatorcontrib><creatorcontrib>Netlogic Microsystems, Inc</creatorcontrib><title>Programmable address space built-in self test (BIST) device and method for fault detection</title><description>A built-in self-test (BIST) circuit for testing addressable locations can include a BIST generator that can generate test addresses for testing each addressable location. Defective addresses can be stored in a fault address store. An address range selector circuit can limit the range of addresses generated by an address generator. Once defective addresses for a first range have been detected, an address range selector circuit can test another range. An entire address range can thus be tested regardless of the depth of a fault address store.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjbsKAjEQRdNYiPoPU2qxIK6i2yqKdoJb2cjsZuIG8pDMxO83gh9gdYp7OHes7tcUnwm9x84RoNaJmIFf2BN02TqpbAAmZ0CIBeb7y61dgKa3LQIGDZ5kiBpMTGAwOymbUC82hqkaGXRMsx8nCk7H9nCucskLBeFHef5iuW3Wm92qrv9QPlA1Ot0</recordid><startdate>20110517</startdate><enddate>20110517</enddate><creator>Doddamane, Ramesha</creator><creator>Vadlamani, Eswar</creator><creator>Krishnan, Gopalakrishnan Perur</creator><creator>Singh, Tarjinder</creator><scope>EFH</scope></search><sort><creationdate>20110517</creationdate><title>Programmable address space built-in self test (BIST) device and method for fault detection</title><author>Doddamane, Ramesha ; Vadlamani, Eswar ; Krishnan, Gopalakrishnan Perur ; Singh, Tarjinder</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_079458233</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Doddamane, Ramesha</creatorcontrib><creatorcontrib>Vadlamani, Eswar</creatorcontrib><creatorcontrib>Krishnan, Gopalakrishnan Perur</creatorcontrib><creatorcontrib>Singh, Tarjinder</creatorcontrib><creatorcontrib>Netlogic Microsystems, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Doddamane, Ramesha</au><au>Vadlamani, Eswar</au><au>Krishnan, Gopalakrishnan Perur</au><au>Singh, Tarjinder</au><aucorp>Netlogic Microsystems, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Programmable address space built-in self test (BIST) device and method for fault detection</title><date>2011-05-17</date><risdate>2011</risdate><abstract>A built-in self-test (BIST) circuit for testing addressable locations can include a BIST generator that can generate test addresses for testing each addressable location. Defective addresses can be stored in a fault address store. An address range selector circuit can limit the range of addresses generated by an address generator. Once defective addresses for a first range have been detected, an address range selector circuit can test another range. An entire address range can thus be tested regardless of the depth of a fault address store.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07945823 |
source | USPTO Issued Patents |
title | Programmable address space built-in self test (BIST) device and method for fault detection |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T05%3A19%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Doddamane,%20Ramesha&rft.aucorp=Netlogic%20Microsystems,%20Inc&rft.date=2011-05-17&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07945823%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |