High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation

Disclosed are a circuit and a method for a high speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation. The circuit includes a low voltage driver. A gate bootstrapped transistor is coupled to the low voltage driver. A first transistor is coupled to an output ter...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Raghavan, Vijay Kumar Srinivasa, Hirose, Ryan Tasuo
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Raghavan, Vijay Kumar Srinivasa Hirose, Ryan Tasuo
description	Disclosed are a circuit and a method for a high speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation. The circuit includes a low voltage driver. A gate bootstrapped transistor is coupled to the low voltage driver. A first transistor is coupled to an output terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal. A second transistor is coupled to a gate terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal.
format	Patent
fullrecord	<record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07586333</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07586333</sourcerecordid><originalsourceid>FETCH-uspatents_grants_075863333</originalsourceid><addsrcrecordid>eNqNjUsKAjEQRLNxIeod-gAKgvjZD8ocwP3QkjYJNOmQ7png7XVA99amNq9eLR32KUTQQuS3wNJAx1L4BZOwYSAwYaqYDR4iplaxFPLQpHrglAl8TRNVaMkixFn1GyYVRkuS127xRFbafHvl4Ha9d_1u1IJG2XQI84MO-_Pxcjp88gfyBuvePxo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation</title><source>USPTO Issued Patents</source><creator>Raghavan, Vijay Kumar Srinivasa ; Hirose, Ryan Tasuo</creator><creatorcontrib>Raghavan, Vijay Kumar Srinivasa ; Hirose, Ryan Tasuo ; Cypress Semiconductor Corporation</creatorcontrib><description>Disclosed are a circuit and a method for a high speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation. The circuit includes a low voltage driver. A gate bootstrapped transistor is coupled to the low voltage driver. A first transistor is coupled to an output terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal. A second transistor is coupled to a gate terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7586333$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7586333$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Raghavan, Vijay Kumar Srinivasa</creatorcontrib><creatorcontrib>Hirose, Ryan Tasuo</creatorcontrib><creatorcontrib>Cypress Semiconductor Corporation</creatorcontrib><title>High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation</title><description>Disclosed are a circuit and a method for a high speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation. The circuit includes a low voltage driver. A gate bootstrapped transistor is coupled to the low voltage driver. A first transistor is coupled to an output terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal. A second transistor is coupled to a gate terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjUsKAjEQRLNxIeod-gAKgvjZD8ocwP3QkjYJNOmQ7png7XVA99amNq9eLR32KUTQQuS3wNJAx1L4BZOwYSAwYaqYDR4iplaxFPLQpHrglAl8TRNVaMkixFn1GyYVRkuS127xRFbafHvl4Ha9d_1u1IJG2XQI84MO-_Pxcjp88gfyBuvePxo</recordid><startdate>20090908</startdate><enddate>20090908</enddate><creator>Raghavan, Vijay Kumar Srinivasa</creator><creator>Hirose, Ryan Tasuo</creator><scope>EFH</scope></search><sort><creationdate>20090908</creationdate><title>High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation</title><author>Raghavan, Vijay Kumar Srinivasa ; Hirose, Ryan Tasuo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_075863333</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Raghavan, Vijay Kumar Srinivasa</creatorcontrib><creatorcontrib>Hirose, Ryan Tasuo</creatorcontrib><creatorcontrib>Cypress Semiconductor Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Raghavan, Vijay Kumar Srinivasa</au><au>Hirose, Ryan Tasuo</au><aucorp>Cypress Semiconductor Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation</title><date>2009-09-08</date><risdate>2009</risdate><abstract>Disclosed are a circuit and a method for a high speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation. The circuit includes a low voltage driver. A gate bootstrapped transistor is coupled to the low voltage driver. A first transistor is coupled to an output terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal. A second transistor is coupled to a gate terminal of the gate bootstrapped transistor. A substrate of the first transistor is coupled to a negative bias signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_uspatents_grants_07586333
source	USPTO Issued Patents
title	High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T17%3A03%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Raghavan,%20Vijay%20Kumar%20Srinivasa&rft.aucorp=Cypress%20Semiconductor%20Corporation&rft.date=2009-09-08&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07586333%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true