Low latency computation in real time utilizing a DSP processor

A method for applying a computation utilizing a processor capable of accessing an on-chip memory and data from an off-chip source, the method comprising the iterative steps of retrieving at the on-chip memory successive frames of input data from the off-chip source; computing from a current input fr...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	McGrath, David S, Reilly, Andrew Peter
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	McGrath, David S Reilly, Andrew Peter
description	A method for applying a computation utilizing a processor capable of accessing an on-chip memory and data from an off-chip source, the method comprising the iterative steps of retrieving at the on-chip memory successive frames of input data from the off-chip source; computing from a current input frame of data available in the on-chip memory current result elements for completing a current output frame of results, and pre-computing from the current frame of input data future result elements for contributing to at least one future output frame of results.
format	Patent
fullrecord	<record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07447722</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07447722</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074477223</originalsourceid><addsrcrecordid>eNrjZLDzyS9XyEksSc1LrlRIzs8tKC1JLMnMz1PIzFMoSk3MUSjJzE1VKC3JzMmsysxLV0hUcAkOUCgoyk9OLS7OL-JhYE1LzClO5YXS3AwKbq4hzh66pcUFIENLiuPTixJBlIG5iYm5uZGRMRFKAA3jMTs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Low latency computation in real time utilizing a DSP processor</title><source>USPTO Issued Patents</source><creator>McGrath, David S ; Reilly, Andrew Peter</creator><creatorcontrib>McGrath, David S ; Reilly, Andrew Peter ; Dolby Laboratories Licensing Corporation</creatorcontrib><description>A method for applying a computation utilizing a processor capable of accessing an on-chip memory and data from an off-chip source, the method comprising the iterative steps of retrieving at the on-chip memory successive frames of input data from the off-chip source; computing from a current input frame of data available in the on-chip memory current result elements for completing a current output frame of results, and pre-computing from the current frame of input data future result elements for contributing to at least one future output frame of results.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7447722$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7447722$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>McGrath, David S</creatorcontrib><creatorcontrib>Reilly, Andrew Peter</creatorcontrib><creatorcontrib>Dolby Laboratories Licensing Corporation</creatorcontrib><title>Low latency computation in real time utilizing a DSP processor</title><description>A method for applying a computation utilizing a processor capable of accessing an on-chip memory and data from an off-chip source, the method comprising the iterative steps of retrieving at the on-chip memory successive frames of input data from the off-chip source; computing from a current input frame of data available in the on-chip memory current result elements for completing a current output frame of results, and pre-computing from the current frame of input data future result elements for contributing to at least one future output frame of results.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLDzyS9XyEksSc1LrlRIzs8tKC1JLMnMz1PIzFMoSk3MUSjJzE1VKC3JzMmsysxLV0hUcAkOUCgoyk9OLS7OL-JhYE1LzClO5YXS3AwKbq4hzh66pcUFIENLiuPTixJBlIG5iYm5uZGRMRFKAA3jMTs</recordid><startdate>20081104</startdate><enddate>20081104</enddate><creator>McGrath, David S</creator><creator>Reilly, Andrew Peter</creator><scope>EFH</scope></search><sort><creationdate>20081104</creationdate><title>Low latency computation in real time utilizing a DSP processor</title><author>McGrath, David S ; Reilly, Andrew Peter</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074477223</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>McGrath, David S</creatorcontrib><creatorcontrib>Reilly, Andrew Peter</creatorcontrib><creatorcontrib>Dolby Laboratories Licensing Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McGrath, David S</au><au>Reilly, Andrew Peter</au><aucorp>Dolby Laboratories Licensing Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Low latency computation in real time utilizing a DSP processor</title><date>2008-11-04</date><risdate>2008</risdate><abstract>A method for applying a computation utilizing a processor capable of accessing an on-chip memory and data from an off-chip source, the method comprising the iterative steps of retrieving at the on-chip memory successive frames of input data from the off-chip source; computing from a current input frame of data available in the on-chip memory current result elements for completing a current output frame of results, and pre-computing from the current frame of input data future result elements for contributing to at least one future output frame of results.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_uspatents_grants_07447722
source	USPTO Issued Patents
title	Low latency computation in real time utilizing a DSP processor
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T09%3A53%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=McGrath,%20David%20S&rft.aucorp=Dolby%20Laboratories%20Licensing%20Corporation&rft.date=2008-11-04&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07447722%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true