Optimizing critical section microblocks by controlling thread execution

Processors having multiple threads of execution are configured to execute a critical section of code, which the processors execute in turns. The threads of execution are controlled to avoid occurrence of idle time between execution of the critical section by the processors. In particular, the contro...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Katti, Gururaj M, Raju, K. V. Krishnam, Patel, Shreekanth
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Processors having multiple threads of execution are configured to execute a critical section of code, which the processors execute in turns. The threads of execution are controlled to avoid occurrence of idle time between execution of the critical section by the processors. In particular, the control of the execution threads maintains thread ordering as well as ensures that a context swap occurs after the critical section execution has been completed by each thread of execution.