Method of fabricating semiconductor side wall fin

Method of fabricating semiconductor side wall fin

A double gated silicon-on-insulator (SOI) MOSFET is fabricated by forming epitaxially grown channels, followed by a damascene gate. The double gated MOSFET features narrow channels, which increases current drive per layout width and provides low out conductance.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Adkisson, James W, Agnello, Paul D, Ballantine, Arne W, Divakaruni, Rama, Jones, Erin C, Nowak, Edward J, Rankin, Jed H
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A double gated silicon-on-insulator (SOI) MOSFET is fabricated by forming epitaxially grown channels, followed by a damascene gate. The double gated MOSFET features narrow channels, which increases current drive per layout width and provides low out conductance.