Multi-row lead frame
122 1 A lead frame for a semiconductor device includes a first row of terminals surrounding a die receiving area and a second row of terminals spaced from and surrounding the first row of terminals. The first and second rows of terminals have a first height (H). The terminals of the first row includ...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Wong, Fei Ying Ho, Wai Keung Wong, Ho Wang |
| description | 122 1 A lead frame for a semiconductor device includes a first row of terminals surrounding a die receiving area and a second row of terminals spaced from and surrounding the first row of terminals. The first and second rows of terminals have a first height (H). The terminals of the first row include a step that has a greater height (H). Bond wires connecting die pads to the first row terminals extend over the second height Hpart of the terminal and are attached to the first height Hpart of the terminal. The step insures that the bond wires attached to the stepped terminals have a high wire kink profile so that they are less susceptible to damage in later process steps. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07301225</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07301225</sourcerecordid><originalsourceid>FETCH-uspatents_grants_073012253</originalsourceid><addsrcrecordid>eNrjZBDxLc0pydQtyi9XyElNTFFIK0rMTeVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwNzYwNDIyNSYCCUAGMIhQg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multi-row lead frame</title><source>USPTO Issued Patents</source><creator>Wong, Fei Ying ; Ho, Wai Keung ; Wong, Ho Wang</creator><creatorcontrib>Wong, Fei Ying ; Ho, Wai Keung ; Wong, Ho Wang ; Freescale Semiconductor, Inc</creatorcontrib><description>122 1 A lead frame for a semiconductor device includes a first row of terminals surrounding a die receiving area and a second row of terminals spaced from and surrounding the first row of terminals. The first and second rows of terminals have a first height (H). The terminals of the first row include a step that has a greater height (H). Bond wires connecting die pads to the first row terminals extend over the second height Hpart of the terminal and are attached to the first height Hpart of the terminal. The step insures that the bond wires attached to the stepped terminals have a high wire kink profile so that they are less susceptible to damage in later process steps.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7301225$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7301225$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wong, Fei Ying</creatorcontrib><creatorcontrib>Ho, Wai Keung</creatorcontrib><creatorcontrib>Wong, Ho Wang</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><title>Multi-row lead frame</title><description>122 1 A lead frame for a semiconductor device includes a first row of terminals surrounding a die receiving area and a second row of terminals spaced from and surrounding the first row of terminals. The first and second rows of terminals have a first height (H). The terminals of the first row include a step that has a greater height (H). Bond wires connecting die pads to the first row terminals extend over the second height Hpart of the terminal and are attached to the first height Hpart of the terminal. The step insures that the bond wires attached to the stepped terminals have a high wire kink profile so that they are less susceptible to damage in later process steps.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZBDxLc0pydQtyi9XyElNTFFIK0rMTeVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwNzYwNDIyNSYCCUAGMIhQg</recordid><startdate>20071127</startdate><enddate>20071127</enddate><creator>Wong, Fei Ying</creator><creator>Ho, Wai Keung</creator><creator>Wong, Ho Wang</creator><scope>EFH</scope></search><sort><creationdate>20071127</creationdate><title>Multi-row lead frame</title><author>Wong, Fei Ying ; Ho, Wai Keung ; Wong, Ho Wang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_073012253</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Wong, Fei Ying</creatorcontrib><creatorcontrib>Ho, Wai Keung</creatorcontrib><creatorcontrib>Wong, Ho Wang</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wong, Fei Ying</au><au>Ho, Wai Keung</au><au>Wong, Ho Wang</au><aucorp>Freescale Semiconductor, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multi-row lead frame</title><date>2007-11-27</date><risdate>2007</risdate><abstract>122 1 A lead frame for a semiconductor device includes a first row of terminals surrounding a die receiving area and a second row of terminals spaced from and surrounding the first row of terminals. The first and second rows of terminals have a first height (H). The terminals of the first row include a step that has a greater height (H). Bond wires connecting die pads to the first row terminals extend over the second height Hpart of the terminal and are attached to the first height Hpart of the terminal. The step insures that the bond wires attached to the stepped terminals have a high wire kink profile so that they are less susceptible to damage in later process steps.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07301225 |
| source | USPTO Issued Patents |
| title | Multi-row lead frame |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T14%3A06%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wong,%20Fei%20Ying&rft.aucorp=Freescale%20Semiconductor,%20Inc&rft.date=2007-11-27&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07301225%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |