Method and apparatus for evaluating susceptibility to common mode noise in a computer system
A system for injecting noise signals onto power generated by a power source comprising: a voltage source; a device under test having a power input in operable communication with the noise introduction apparatus; and a noise introduction apparatus interposed between the power source and device under...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A system for injecting noise signals onto power generated by a power source comprising: a voltage source; a device under test having a power input in operable communication with the noise introduction apparatus; and a noise introduction apparatus interposed between the power source and device under test in operable communication with the voltage source, the noise introduction apparatus comprising, a switching device configured to provide a low impedance conductive path when commanded, and a current limiting device in series with the switching device, the current limiting device configured to provide a low impedance conductivity for a selected current and a selected duration. The switching device and current limiting device cooperate to shunt the voltage source to the power input. |
---|