Substrate based IC-package
A semiconductor component comprises a substrate that includes wiring on a first surface. A chip is mounted on a second surface of the substrate by a die attach, the second surface opposite the first surface. A bond channel in the center of the substrate allows for electrical connection of contact pa...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Reiss, Martin Nocke, Kerstin |
| description | A semiconductor component comprises a substrate that includes wiring on a first surface. A chip is mounted on a second surface of the substrate by a die attach, the second surface opposite the first surface. A bond channel in the center of the substrate allows for electrical connection of contact pads on the wiring with bond pads arranged in a center row on the chip by wire loops. A housing made of a mold compound surrounds a backside of the chip and parts of the substrate adjacent to the wiring. The semiconductor component further comprises a rigid prepreg layer covering, as well as the wiring of the substrate and the prepreg layer being provided with openings. Each opening is arranged in such a manner that the contact pads are accessible, and solder balls are mounted on each of the contact pads through the openings. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07245013</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07245013</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072450133</originalsourceid><addsrcrecordid>eNrjZJAKLk0qLilKLElVSEosTk1R8HTWLUhMzk5MT-VhYE1LzClO5YXS3AwKbq4hzh66pcUFQPV5JcXx6UWJIMrA3MjE1MDQ2JgIJQAC0SNc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Substrate based IC-package</title><source>USPTO Issued Patents</source><creator>Reiss, Martin ; Nocke, Kerstin</creator><creatorcontrib>Reiss, Martin ; Nocke, Kerstin ; Infineon Technologies AG</creatorcontrib><description>A semiconductor component comprises a substrate that includes wiring on a first surface. A chip is mounted on a second surface of the substrate by a die attach, the second surface opposite the first surface. A bond channel in the center of the substrate allows for electrical connection of contact pads on the wiring with bond pads arranged in a center row on the chip by wire loops. A housing made of a mold compound surrounds a backside of the chip and parts of the substrate adjacent to the wiring. The semiconductor component further comprises a rigid prepreg layer covering, as well as the wiring of the substrate and the prepreg layer being provided with openings. Each opening is arranged in such a manner that the contact pads are accessible, and solder balls are mounted on each of the contact pads through the openings.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7245013$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64016</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7245013$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Reiss, Martin</creatorcontrib><creatorcontrib>Nocke, Kerstin</creatorcontrib><creatorcontrib>Infineon Technologies AG</creatorcontrib><title>Substrate based IC-package</title><description>A semiconductor component comprises a substrate that includes wiring on a first surface. A chip is mounted on a second surface of the substrate by a die attach, the second surface opposite the first surface. A bond channel in the center of the substrate allows for electrical connection of contact pads on the wiring with bond pads arranged in a center row on the chip by wire loops. A housing made of a mold compound surrounds a backside of the chip and parts of the substrate adjacent to the wiring. The semiconductor component further comprises a rigid prepreg layer covering, as well as the wiring of the substrate and the prepreg layer being provided with openings. Each opening is arranged in such a manner that the contact pads are accessible, and solder balls are mounted on each of the contact pads through the openings.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZJAKLk0qLilKLElVSEosTk1R8HTWLUhMzk5MT-VhYE1LzClO5YXS3AwKbq4hzh66pcUFQPV5JcXx6UWJIMrA3MjE1MDQ2JgIJQAC0SNc</recordid><startdate>20070717</startdate><enddate>20070717</enddate><creator>Reiss, Martin</creator><creator>Nocke, Kerstin</creator><scope>EFH</scope></search><sort><creationdate>20070717</creationdate><title>Substrate based IC-package</title><author>Reiss, Martin ; Nocke, Kerstin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072450133</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Reiss, Martin</creatorcontrib><creatorcontrib>Nocke, Kerstin</creatorcontrib><creatorcontrib>Infineon Technologies AG</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Reiss, Martin</au><au>Nocke, Kerstin</au><aucorp>Infineon Technologies AG</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Substrate based IC-package</title><date>2007-07-17</date><risdate>2007</risdate><abstract>A semiconductor component comprises a substrate that includes wiring on a first surface. A chip is mounted on a second surface of the substrate by a die attach, the second surface opposite the first surface. A bond channel in the center of the substrate allows for electrical connection of contact pads on the wiring with bond pads arranged in a center row on the chip by wire loops. A housing made of a mold compound surrounds a backside of the chip and parts of the substrate adjacent to the wiring. The semiconductor component further comprises a rigid prepreg layer covering, as well as the wiring of the substrate and the prepreg layer being provided with openings. Each opening is arranged in such a manner that the contact pads are accessible, and solder balls are mounted on each of the contact pads through the openings.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07245013 |
| source | USPTO Issued Patents |
| title | Substrate based IC-package |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T13%3A01%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Reiss,%20Martin&rft.aucorp=Infineon%20Technologies%20AG&rft.date=2007-07-17&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07245013%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |