Test for weak SRAM cells

A method and apparatus for testing a static random access memory (SRAM) array for the presence of weak defects. A 0/1 ratio is first written to the memory array (step ), following which the bit lines BL and BLB are pre-charged and equalized to a threshold detection voltage (step ). The threshold det...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Pineda De Gyvez, Jose De Jesus, Sachdev, Manoj, Pavlov, Andrei
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A method and apparatus for testing a static random access memory (SRAM) array for the presence of weak defects. A 0/1 ratio is first written to the memory array (step ), following which the bit lines BL and BLB are pre-charged and equalized to a threshold detection voltage (step ). The threshold detection voltage is programmed according to the 0/1 ratio of cells, so as to take into account specific cell criterion and/or characteristics. Next, the word lines associated with all of the cells in the array are enabled substantially simultaneously (step ), the bit lines are then shorted together (step ), the word lines are disabled (step ) and the bit lines are released (step ). Following these steps, the contents of the SRAM array are read and compared against the original 0/1 ratio (step ). 10 Any cells whose contents do not match the original 0/1 ratio (i.e. those whose contents have flipped) are marked or otherwise identified as "weak" (step ).