Semiconductor device having a wire bond pad and method therefor

An integrated circuit has a wire bond pad. The wire bond pad is formed on a passivation layer over active circuitry and/or electrical interconnect layers of the integrated circuit. The wire bond pad is connected to a plurality of final metal layer portions. The plurality of final metal layer portion...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Downey, Susan H, Miller, James W, Hall, Geoffrey B
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Downey, Susan H
Miller, James W
Hall, Geoffrey B
description An integrated circuit has a wire bond pad. The wire bond pad is formed on a passivation layer over active circuitry and/or electrical interconnect layers of the integrated circuit. The wire bond pad is connected to a plurality of final metal layer portions. The plurality of final metal layer portions are formed in a final interconnect layer of the interconnect layers. In one embodiment, the bond pad is formed from aluminum and the final metal layer pads are formed from copper. The wire bond pad allows routing of conductors in a final metal layer directly underlying the bond pad, thus allowing the surface area of the semiconductor die to be reduced.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06846717</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06846717</sourcerecordid><originalsourceid>FETCH-uspatents_grants_068467173</originalsourceid><addsrcrecordid>eNrjZLAPTs3NTM7PSylNLskvUkhJLctMTlXISCzLzEtXSFQozyxKVUgCSisUJKYoJALp3NSSjPwUhZKM1KLUtPwiHgbWtMSc4lReKM3NoODmGuLsoVtaXJBYkppXUhyfXpQIogzMLEzMzA3NjYlQAgA-bTGR</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device having a wire bond pad and method therefor</title><source>USPTO Issued Patents</source><creator>Downey, Susan H ; Miller, James W ; Hall, Geoffrey B</creator><creatorcontrib>Downey, Susan H ; Miller, James W ; Hall, Geoffrey B ; Freescale Semiconductor, Inc</creatorcontrib><description>An integrated circuit has a wire bond pad. The wire bond pad is formed on a passivation layer over active circuitry and/or electrical interconnect layers of the integrated circuit. The wire bond pad is connected to a plurality of final metal layer portions. The plurality of final metal layer portions are formed in a final interconnect layer of the interconnect layers. In one embodiment, the bond pad is formed from aluminum and the final metal layer pads are formed from copper. The wire bond pad allows routing of conductors in a final metal layer directly underlying the bond pad, thus allowing the surface area of the semiconductor die to be reduced.</description><language>eng</language><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6846717$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6846717$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Downey, Susan H</creatorcontrib><creatorcontrib>Miller, James W</creatorcontrib><creatorcontrib>Hall, Geoffrey B</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><title>Semiconductor device having a wire bond pad and method therefor</title><description>An integrated circuit has a wire bond pad. The wire bond pad is formed on a passivation layer over active circuitry and/or electrical interconnect layers of the integrated circuit. The wire bond pad is connected to a plurality of final metal layer portions. The plurality of final metal layer portions are formed in a final interconnect layer of the interconnect layers. In one embodiment, the bond pad is formed from aluminum and the final metal layer pads are formed from copper. The wire bond pad allows routing of conductors in a final metal layer directly underlying the bond pad, thus allowing the surface area of the semiconductor die to be reduced.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLAPTs3NTM7PSylNLskvUkhJLctMTlXISCzLzEtXSFQozyxKVUgCSisUJKYoJALp3NSSjPwUhZKM1KLUtPwiHgbWtMSc4lReKM3NoODmGuLsoVtaXJBYkppXUhyfXpQIogzMLEzMzA3NjYlQAgA-bTGR</recordid><startdate>20050125</startdate><enddate>20050125</enddate><creator>Downey, Susan H</creator><creator>Miller, James W</creator><creator>Hall, Geoffrey B</creator><scope>EFH</scope></search><sort><creationdate>20050125</creationdate><title>Semiconductor device having a wire bond pad and method therefor</title><author>Downey, Susan H ; Miller, James W ; Hall, Geoffrey B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_068467173</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Downey, Susan H</creatorcontrib><creatorcontrib>Miller, James W</creatorcontrib><creatorcontrib>Hall, Geoffrey B</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Downey, Susan H</au><au>Miller, James W</au><au>Hall, Geoffrey B</au><aucorp>Freescale Semiconductor, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device having a wire bond pad and method therefor</title><date>2005-01-25</date><risdate>2005</risdate><abstract>An integrated circuit has a wire bond pad. The wire bond pad is formed on a passivation layer over active circuitry and/or electrical interconnect layers of the integrated circuit. The wire bond pad is connected to a plurality of final metal layer portions. The plurality of final metal layer portions are formed in a final interconnect layer of the interconnect layers. In one embodiment, the bond pad is formed from aluminum and the final metal layer pads are formed from copper. The wire bond pad allows routing of conductors in a final metal layer directly underlying the bond pad, thus allowing the surface area of the semiconductor die to be reduced.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06846717
source USPTO Issued Patents
title Semiconductor device having a wire bond pad and method therefor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T07%3A26%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Downey,%20Susan%20H&rft.aucorp=Freescale%20Semiconductor,%20Inc&rft.date=2005-01-25&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06846717%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true