Scan interface chip (SIC) system and method for scan testing electronic systems

Scan interface chip (SIC) system and method for scan testing electronic systems

The present invention relates to the field of electrical integrated circuit testing. More particularly, the present invention relates to a scan test interface utilized to facilitate a system level scan test architecture. A can test interface system and method provides an interface between upstream s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Grannis, III, Louis C
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Grannis, III, Louis C
description The present invention relates to the field of electrical integrated circuit testing. More particularly, the present invention relates to a scan test interface utilized to facilitate a system level scan test architecture. A can test interface system and method provides an interface between upstream scan test devices and downstream scan test devices. In one embodiment, the present invention utilizes a scan test interface comprising a scan interface chip (SIC) that facilitates a flexibly programmable system level scan test architecture. The SIC includes a scan test interface register, a system interface, a scan test interface controller, a board interface and a selection circuit.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06813739</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06813739</sourcerecordid><originalsourceid>FETCH-uspatents_grants_068137393</originalsourceid><addsrcrecordid>eNqNyrEKwkAMANBbHET9h4x2EJQDrXOp6ORQdwlprj1oc-USB_9eCv0Ap7e8tXs2hAJRjHNAYqA-TrBvHlUB-lXjEVBaGNn61EJIGXT-xmpROuCByXKSSMvWrVsFHJR3ixsHt_pV3Q8fndBYTN9dxpnjuTz5i7_6P8oPk4c3Gw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Scan interface chip (SIC) system and method for scan testing electronic systems</title><source>USPTO Issued Patents</source><creator>Grannis, III, Louis C</creator><creatorcontrib>Grannis, III, Louis C ; Silicon Graphics, Inc</creatorcontrib><description>The present invention relates to the field of electrical integrated circuit testing. More particularly, the present invention relates to a scan test interface utilized to facilitate a system level scan test architecture. A can test interface system and method provides an interface between upstream scan test devices and downstream scan test devices. In one embodiment, the present invention utilizes a scan test interface comprising a scan interface chip (SIC) that facilitates a flexibly programmable system level scan test architecture. The SIC includes a scan test interface register, a system interface, a scan test interface controller, a board interface and a selection circuit.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6813739$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6813739$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Grannis, III, Louis C</creatorcontrib><creatorcontrib>Silicon Graphics, Inc</creatorcontrib><title>Scan interface chip (SIC) system and method for scan testing electronic systems</title><description>The present invention relates to the field of electrical integrated circuit testing. More particularly, the present invention relates to a scan test interface utilized to facilitate a system level scan test architecture. A can test interface system and method provides an interface between upstream scan test devices and downstream scan test devices. In one embodiment, the present invention utilizes a scan test interface comprising a scan interface chip (SIC) that facilitates a flexibly programmable system level scan test architecture. The SIC includes a scan test interface register, a system interface, a scan test interface controller, a board interface and a selection circuit.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyrEKwkAMANBbHET9h4x2EJQDrXOp6ORQdwlprj1oc-USB_9eCv0Ap7e8tXs2hAJRjHNAYqA-TrBvHlUB-lXjEVBaGNn61EJIGXT-xmpROuCByXKSSMvWrVsFHJR3ixsHt_pV3Q8fndBYTN9dxpnjuTz5i7_6P8oPk4c3Gw</recordid><startdate>20041102</startdate><enddate>20041102</enddate><creator>Grannis, III, Louis C</creator><scope>EFH</scope></search><sort><creationdate>20041102</creationdate><title>Scan interface chip (SIC) system and method for scan testing electronic systems</title><author>Grannis, III, Louis C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_068137393</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Grannis, III, Louis C</creatorcontrib><creatorcontrib>Silicon Graphics, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Grannis, III, Louis C</au><aucorp>Silicon Graphics, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Scan interface chip (SIC) system and method for scan testing electronic systems</title><date>2004-11-02</date><risdate>2004</risdate><abstract>The present invention relates to the field of electrical integrated circuit testing. More particularly, the present invention relates to a scan test interface utilized to facilitate a system level scan test architecture. A can test interface system and method provides an interface between upstream scan test devices and downstream scan test devices. In one embodiment, the present invention utilizes a scan test interface comprising a scan interface chip (SIC) that facilitates a flexibly programmable system level scan test architecture. The SIC includes a scan test interface register, a system interface, a scan test interface controller, a board interface and a selection circuit.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06813739
source USPTO Issued Patents
title Scan interface chip (SIC) system and method for scan testing electronic systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T08%3A39%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Grannis,%20III,%20Louis%20C&rft.aucorp=Silicon%20Graphics,%20Inc&rft.date=2004-11-02&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06813739%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true