Apparatus for reducing soft errors in dynamic circuits

Apparatus for reducing soft errors in dynamic circuits

The present invention relates to the field of integrated circuits; more specifically, it relates to reducing soft errors in integrated circuits that include dynamic circuits. BACKGROUND OF THE INVENTION Dynamic circuits, such as domino circuits, for example, are widely used in high-speed integrated...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Bernstein, Kerry, Emma, Philip G, Fifield, John A, Kartschoke, Paul D, Rohrer, Norman J, Sandon, Peter A
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Bernstein, Kerry
Emma, Philip G
Fifield, John A
Kartschoke, Paul D
Rohrer, Norman J
Sandon, Peter A
description The present invention relates to the field of integrated circuits; more specifically, it relates to reducing soft errors in integrated circuits that include dynamic circuits. BACKGROUND OF THE INVENTION Dynamic circuits, such as domino circuits, for example, are widely used in high-speed integrated circuit designs. This is because dynamic circuits typically provide area and speed advantages over corresponding static complementary metal oxide semiconductor (CMOS) circuits. An integrated circuit that includes a dynamic logic gate having an output node at which a logical output value of the logic gate is detected and also includes a circuit for selectable alteration of the soft error susceptibility of the dynamic logic gate.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06794901</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06794901</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067949013</originalsourceid><addsrcrecordid>eNrjZDBzLChILEosKS1WSMsvUihKTSlNzsxLVyjOTytRSC0qyi8qVsjMU0ipzEvMzUxWSM4sSi7NLCnmYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDM3NLE0sDQmAglAIfLLrc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus for reducing soft errors in dynamic circuits</title><source>USPTO Issued Patents</source><creator>Bernstein, Kerry ; Emma, Philip G ; Fifield, John A ; Kartschoke, Paul D ; Rohrer, Norman J ; Sandon, Peter A</creator><creatorcontrib>Bernstein, Kerry ; Emma, Philip G ; Fifield, John A ; Kartschoke, Paul D ; Rohrer, Norman J ; Sandon, Peter A ; International Business Machines Corporation</creatorcontrib><description>The present invention relates to the field of integrated circuits; more specifically, it relates to reducing soft errors in integrated circuits that include dynamic circuits. BACKGROUND OF THE INVENTION Dynamic circuits, such as domino circuits, for example, are widely used in high-speed integrated circuit designs. This is because dynamic circuits typically provide area and speed advantages over corresponding static complementary metal oxide semiconductor (CMOS) circuits. An integrated circuit that includes a dynamic logic gate having an output node at which a logical output value of the logic gate is detected and also includes a circuit for selectable alteration of the soft error susceptibility of the dynamic logic gate.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6794901$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6794901$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Bernstein, Kerry</creatorcontrib><creatorcontrib>Emma, Philip G</creatorcontrib><creatorcontrib>Fifield, John A</creatorcontrib><creatorcontrib>Kartschoke, Paul D</creatorcontrib><creatorcontrib>Rohrer, Norman J</creatorcontrib><creatorcontrib>Sandon, Peter A</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Apparatus for reducing soft errors in dynamic circuits</title><description>The present invention relates to the field of integrated circuits; more specifically, it relates to reducing soft errors in integrated circuits that include dynamic circuits. BACKGROUND OF THE INVENTION Dynamic circuits, such as domino circuits, for example, are widely used in high-speed integrated circuit designs. This is because dynamic circuits typically provide area and speed advantages over corresponding static complementary metal oxide semiconductor (CMOS) circuits. An integrated circuit that includes a dynamic logic gate having an output node at which a logical output value of the logic gate is detected and also includes a circuit for selectable alteration of the soft error susceptibility of the dynamic logic gate.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDBzLChILEosKS1WSMsvUihKTSlNzsxLVyjOTytRSC0qyi8qVsjMU0ipzEvMzUxWSM4sSi7NLCnmYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDM3NLE0sDQmAglAIfLLrc</recordid><startdate>20040921</startdate><enddate>20040921</enddate><creator>Bernstein, Kerry</creator><creator>Emma, Philip G</creator><creator>Fifield, John A</creator><creator>Kartschoke, Paul D</creator><creator>Rohrer, Norman J</creator><creator>Sandon, Peter A</creator><scope>EFH</scope></search><sort><creationdate>20040921</creationdate><title>Apparatus for reducing soft errors in dynamic circuits</title><author>Bernstein, Kerry ; Emma, Philip G ; Fifield, John A ; Kartschoke, Paul D ; Rohrer, Norman J ; Sandon, Peter A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067949013</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Bernstein, Kerry</creatorcontrib><creatorcontrib>Emma, Philip G</creatorcontrib><creatorcontrib>Fifield, John A</creatorcontrib><creatorcontrib>Kartschoke, Paul D</creatorcontrib><creatorcontrib>Rohrer, Norman J</creatorcontrib><creatorcontrib>Sandon, Peter A</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bernstein, Kerry</au><au>Emma, Philip G</au><au>Fifield, John A</au><au>Kartschoke, Paul D</au><au>Rohrer, Norman J</au><au>Sandon, Peter A</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus for reducing soft errors in dynamic circuits</title><date>2004-09-21</date><risdate>2004</risdate><abstract>The present invention relates to the field of integrated circuits; more specifically, it relates to reducing soft errors in integrated circuits that include dynamic circuits. BACKGROUND OF THE INVENTION Dynamic circuits, such as domino circuits, for example, are widely used in high-speed integrated circuit designs. This is because dynamic circuits typically provide area and speed advantages over corresponding static complementary metal oxide semiconductor (CMOS) circuits. An integrated circuit that includes a dynamic logic gate having an output node at which a logical output value of the logic gate is detected and also includes a circuit for selectable alteration of the soft error susceptibility of the dynamic logic gate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06794901
source USPTO Issued Patents
title Apparatus for reducing soft errors in dynamic circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T16%3A35%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Bernstein,%20Kerry&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2004-09-21&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06794901%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true