Method of detecting spatially correlated variations in a parameter of an integrated circuit die
The present invention relates generally to the testing of integrated circuit dies on a wafer during manufacture. More specifically, but without limitation thereto, the present invention relates to reducing the variation of a selected parameter in a production lot of integrated circuit die. A method...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The present invention relates generally to the testing of integrated circuit dies on a wafer during manufacture. More specifically, but without limitation thereto, the present invention relates to reducing the variation of a selected parameter in a production lot of integrated circuit die.
A method of detecting spatially correlated variations that may be used for detecting statistical outliers in a production lot of integrated circuits to increase the average service life of the production lot includes measuring a selected parameter of each of a plurality of electronic circuits replicated on a common surface; calculating a difference between a value of the selected parameter at a target location and a value of the selected parameter an identical relative location with respect to the target location for each of the plurality of electronic circuits to generate a distribution of differences; calculating an absolute value of the distribution of differences; and calculating an average of the absolute value of the distribution of differences to generate a representative value for the residual for the identical relative location. |
---|