System and method for managing vertical dependencies in a digital signal processor

The present invention is directed, in general, to digital signal processors (DSPs) and, more specifically, to a method and apparatus for controlling vertical dependencies in a DSP. An apparatus for managing vertical dependencies between instructions in first and second instruction pipelines includes...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Parthasarathy, Sivagnanam, Driker, Alexander
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The present invention is directed, in general, to digital signal processors (DSPs) and, more specifically, to a method and apparatus for controlling vertical dependencies in a DSP. An apparatus for managing vertical dependencies between instructions in first and second instruction pipelines includes: 1) identifier (ID) reclaim circuitry for determining a sequential set of retired identifiers associated with retired instructions and for determining a next retire ID sequentially following the set; 2) first ID generation circuitry for sequentially assigning identifiers to destination registers associated with instructions entering the pipelines; 3) second ID generation circuitry associated with the first pipeline for identifying a first dependent source register associated with a first dependent source operand of a first instruction entering the first pipeline and assigning an ID of the first register to the first operand; and 4) instruction scheduling circuitry for comparing the first operand ID of the first instruction with the next retire ID and scheduling the first instruction for execution if the first operand ID is less than or equal to the next retire ID.