Method of forming a low resistance semiconductor device and structure therefor

The present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structure. A transistor () is formed with a low resistance trench structure that is utilized for a gate () of the transistor. The low resistance trench structure facilitates forming a shallow source region () that reduces the gate-to-source capacitance.