Digital sample rate converter architecture

The present invention relates to digital sample rate converters (SRCs), and more particularly to improvements that reduce the amount of the computation required for the filtering and that improve the signal-to-noise ratio (SNR). A digital sample rate converter converts a digital input signal (Din) h...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sculley, Terry L, Yu, Xianggang
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The present invention relates to digital sample rate converters (SRCs), and more particularly to improvements that reduce the amount of the computation required for the filtering and that improve the signal-to-noise ratio (SNR). A digital sample rate converter converts a digital input signal (Din) having a first sample rate (Fs_in) to a corresponding digital output signal Dout having a second sample rate (Fs_out), wherein an upsampling circuit (3) upsamples the digital input signal (Din) by a factor of N and a feedback algorithm circuit (23A) receives a corresponding digital signal of the same sample rate (Fs_in*N) to produce a digital signal (X6) having a sample rate which is a second predetermined factor (M) times the second sample rate (Fs_out). That signal is filtered by a decimation filter (17) and then downsampled by a predetermined factor to produce the digital output signal (Dout) with the second sample rate (Fs_out).