Method and system for low power, low jitter, wide range, self-adaptive multi-frequency phase locked loop

The present invention relates generally to a phase locked loop (PLL) and more particularly to a self biased multifrequency PLL. A self-adaptive method for controlling a self-biased PLL system is disclosed. The method comprises providing an application-dependent input frequency; and providing an appl...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Lebouleux, Nicolas
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The present invention relates generally to a phase locked loop (PLL) and more particularly to a self biased multifrequency PLL. A self-adaptive method for controlling a self-biased PLL system is disclosed. The method comprises providing an application-dependent input frequency; and providing an application-dependent number N representing the ratio between the output frequency and the application-dependent input frequency to the PLL system. In a system and method in accordance with the present invention, the bandwidth and damping factor are tracked, not only with the input frequency but with the divider ratio as well. Therefore, jitter is minimized for any operating condition (i.e., input frequency variations [N]). The charge-pump current is made to be proportional to the VCO current Iand inversely proportional to the frequency range N; and the loop filter resistor is made to be inversely proportional to the square root of the VCO current Iand proportional to N. In so doing, the bandwidth and damping factors can be tracked more comprehensively.