Input clamp circuit for 5V tolerant and back-drive protection of I/O receivers using CMOS process
The invention relates to a method and system for providing 5V tolerant and back-drive circuit protection for a receiver input interface. In a receiver input back-drive protection circuit and method, a pass gate is provided between the high pad voltage and the receiver input and a clamping circuit is...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | The invention relates to a method and system for providing 5V tolerant and back-drive circuit protection for a receiver input interface.
In a receiver input back-drive protection circuit and method, a pass gate is provided between the high pad voltage and the receiver input and a clamping circuit is provided, to present a reduced voltage to the receiver input during stress mode. |
|---|