Field effect transistors with vertical gate side walls and method for making such transistors

The present invention concerns metal-oxide-semiconductor field effect transistors (MOSFETs) in general, and MOSFETs with improved gate oxides and vertical side walls, in particular. Metal oxide semiconductor field effect transistor (MOSFET) comprising a drain region and source region which enclose a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Boyd, Diane C, Burns, Stuart M, Hanafi, Hussein I, Taur, Yuan, Wille, William C
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The present invention concerns metal-oxide-semiconductor field effect transistors (MOSFETs) in general, and MOSFETs with improved gate oxides and vertical side walls, in particular. Metal oxide semiconductor field effect transistor (MOSFET) comprising a drain region and source region which enclose a channel region. A thin gate oxide is situated on the channel region and a gate conductor with vertical side walls is located on this gate oxide. The interfaces between the source region and channel region and the drain region and channel region are abrupt.Such an FET can be made using the following method:forming a dielectric stack on a semiconductor structure which at least comprises a pad oxide layer;defining an etch window having the lateral size and shape of a gate pillar to be formed;defining a gate hole in the dielectric stack by transferring the etch window into the dielectric stack using a reactive ion etching (RIE) process;depositing a gate conductor such that it fills the gate hole;removing the gate conductor covering the portions of the dielectric stack surrounding the gate hole;removing at least part of the dielectric stack such that a gate pillar with vertical side walls is set free.