Wafer trench article and process

This invention relates generally to semiconductor wafer processing and, in particular, to processes that form trenches in wafers while reducing device stress and defects. A bonded wafer has a device substrate with isolation trenches defining device regions Oxide dogbone structures are removed before...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Begley, Patrick Anthony, Hemmenway, Donald Frank, Bajor, George, Rivoli, Anthony Lee, McNamara, Jeanne Marie, Carmody, Michael Sean, Woodbury, Dustin Alexander
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Begley, Patrick Anthony
Hemmenway, Donald Frank
Bajor, George
Rivoli, Anthony Lee
McNamara, Jeanne Marie
Carmody, Michael Sean
Woodbury, Dustin Alexander
description This invention relates generally to semiconductor wafer processing and, in particular, to processes that form trenches in wafers while reducing device stress and defects. A bonded wafer has a device substrate with isolation trenches defining device regions Oxide dogbone structures are removed before filling trenches . Voids in the trenches are spaced from the top of the trenches. The trenches are covered with an oxide layer and filled with polysilicon A LOCOS mask structure comprising a layer of CVD pad oxide and silicon nitride cover the trenches and the adjacent device substrate regions.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06551897</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06551897</sourcerecordid><originalsourceid>FETCH-uspatents_grants_065518973</originalsourceid><addsrcrecordid>eNrjZFAIT0xLLVIoKUrNS85QSCwqyUzOSVVIzEtRKCjKT04tLuZhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMzU1NDC0tyYCCUAJnQmFg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Wafer trench article and process</title><source>USPTO Issued Patents</source><creator>Begley, Patrick Anthony ; Hemmenway, Donald Frank ; Bajor, George ; Rivoli, Anthony Lee ; McNamara, Jeanne Marie ; Carmody, Michael Sean ; Woodbury, Dustin Alexander</creator><creatorcontrib>Begley, Patrick Anthony ; Hemmenway, Donald Frank ; Bajor, George ; Rivoli, Anthony Lee ; McNamara, Jeanne Marie ; Carmody, Michael Sean ; Woodbury, Dustin Alexander ; Intersil Americas Inc</creatorcontrib><description>This invention relates generally to semiconductor wafer processing and, in particular, to processes that form trenches in wafers while reducing device stress and defects. A bonded wafer has a device substrate with isolation trenches defining device regions Oxide dogbone structures are removed before filling trenches . Voids in the trenches are spaced from the top of the trenches. The trenches are covered with an oxide layer and filled with polysilicon A LOCOS mask structure comprising a layer of CVD pad oxide and silicon nitride cover the trenches and the adjacent device substrate regions.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6551897$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6551897$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Begley, Patrick Anthony</creatorcontrib><creatorcontrib>Hemmenway, Donald Frank</creatorcontrib><creatorcontrib>Bajor, George</creatorcontrib><creatorcontrib>Rivoli, Anthony Lee</creatorcontrib><creatorcontrib>McNamara, Jeanne Marie</creatorcontrib><creatorcontrib>Carmody, Michael Sean</creatorcontrib><creatorcontrib>Woodbury, Dustin Alexander</creatorcontrib><creatorcontrib>Intersil Americas Inc</creatorcontrib><title>Wafer trench article and process</title><description>This invention relates generally to semiconductor wafer processing and, in particular, to processes that form trenches in wafers while reducing device stress and defects. A bonded wafer has a device substrate with isolation trenches defining device regions Oxide dogbone structures are removed before filling trenches . Voids in the trenches are spaced from the top of the trenches. The trenches are covered with an oxide layer and filled with polysilicon A LOCOS mask structure comprising a layer of CVD pad oxide and silicon nitride cover the trenches and the adjacent device substrate regions.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFAIT0xLLVIoKUrNS85QSCwqyUzOSVVIzEtRKCjKT04tLuZhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMzU1NDC0tyYCCUAJnQmFg</recordid><startdate>20030422</startdate><enddate>20030422</enddate><creator>Begley, Patrick Anthony</creator><creator>Hemmenway, Donald Frank</creator><creator>Bajor, George</creator><creator>Rivoli, Anthony Lee</creator><creator>McNamara, Jeanne Marie</creator><creator>Carmody, Michael Sean</creator><creator>Woodbury, Dustin Alexander</creator><scope>EFH</scope></search><sort><creationdate>20030422</creationdate><title>Wafer trench article and process</title><author>Begley, Patrick Anthony ; Hemmenway, Donald Frank ; Bajor, George ; Rivoli, Anthony Lee ; McNamara, Jeanne Marie ; Carmody, Michael Sean ; Woodbury, Dustin Alexander</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_065518973</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Begley, Patrick Anthony</creatorcontrib><creatorcontrib>Hemmenway, Donald Frank</creatorcontrib><creatorcontrib>Bajor, George</creatorcontrib><creatorcontrib>Rivoli, Anthony Lee</creatorcontrib><creatorcontrib>McNamara, Jeanne Marie</creatorcontrib><creatorcontrib>Carmody, Michael Sean</creatorcontrib><creatorcontrib>Woodbury, Dustin Alexander</creatorcontrib><creatorcontrib>Intersil Americas Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Begley, Patrick Anthony</au><au>Hemmenway, Donald Frank</au><au>Bajor, George</au><au>Rivoli, Anthony Lee</au><au>McNamara, Jeanne Marie</au><au>Carmody, Michael Sean</au><au>Woodbury, Dustin Alexander</au><aucorp>Intersil Americas Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Wafer trench article and process</title><date>2003-04-22</date><risdate>2003</risdate><abstract>This invention relates generally to semiconductor wafer processing and, in particular, to processes that form trenches in wafers while reducing device stress and defects. A bonded wafer has a device substrate with isolation trenches defining device regions Oxide dogbone structures are removed before filling trenches . Voids in the trenches are spaced from the top of the trenches. The trenches are covered with an oxide layer and filled with polysilicon A LOCOS mask structure comprising a layer of CVD pad oxide and silicon nitride cover the trenches and the adjacent device substrate regions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06551897
source USPTO Issued Patents
title Wafer trench article and process
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T01%3A01%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Begley,%20Patrick%20Anthony&rft.aucorp=Intersil%20Americas%20Inc&rft.date=2003-04-22&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06551897%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true