Test structures for substrate etching

This invention relates to parametric test structures for integrated circuits, more particularly, this invention relates to a test structure to measure the depth of etching in resistive substrates. A test structure determines the trench depth from etching in a resistive substrate. The test structure...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Tom, Dennis W
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This invention relates to parametric test structures for integrated circuits, more particularly, this invention relates to a test structure to measure the depth of etching in resistive substrates. A test structure determines the trench depth from etching in a resistive substrate. The test structure has a first contact and a second contact to the substrate. Between the first and second contact is disposed an etch window. A measurement of resistance between the first contact and the second contact is indicative of the depth of etching in the etch window.