System and method for concurrent placement of gates and associated wiring

System and method for concurrent placement of gates and associated wiring

1. Field of the Invention A design tool for integrated circuits includes a placement tool which places logic gates and interconnect components concurrently. Probabilistic interconnect models are used to represent the collection of possible interconnect routings that provide acceptable circuit perfor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Pileggi, Lawrence, Sarrafzadeh, Majid, Yeap, Gary K, Taraporevala, Feroze Peshotan, Gao, Tong, Boyle, Douglas B
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Pileggi, Lawrence
Sarrafzadeh, Majid
Yeap, Gary K
Taraporevala, Feroze Peshotan
Gao, Tong
Boyle, Douglas B
description 1. Field of the Invention A design tool for integrated circuits includes a placement tool which places logic gates and interconnect components concurrently. Probabilistic interconnect models are used to represent the collection of possible interconnect routings that provide acceptable circuit performance and routing area.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06385760</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06385760</sourcerecordid><originalsourceid>FETCH-uspatents_grants_063857603</originalsourceid><addsrcrecordid>eNrjZPAMriwuSc1VSMxLUchNLcnIT1FIyy9SSM7PSy4tKkrNK1EoyElMTs0FsfLTFNITS1KLwYoTi4vzkzOB3BSF8syizLx0HgbWtMSc4lReKM3NoODmGuLsoVtaXABUlldSHJ9elAiiDMyMLUzNzQyMiVACAKsoNaw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for concurrent placement of gates and associated wiring</title><source>USPTO Issued Patents</source><creator>Pileggi, Lawrence ; Sarrafzadeh, Majid ; Yeap, Gary K ; Taraporevala, Feroze Peshotan ; Gao, Tong ; Boyle, Douglas B</creator><creatorcontrib>Pileggi, Lawrence ; Sarrafzadeh, Majid ; Yeap, Gary K ; Taraporevala, Feroze Peshotan ; Gao, Tong ; Boyle, Douglas B ; Monterey Design Systems, Inc</creatorcontrib><description>1. Field of the Invention A design tool for integrated circuits includes a placement tool which places logic gates and interconnect components concurrently. Probabilistic interconnect models are used to represent the collection of possible interconnect routings that provide acceptable circuit performance and routing area.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6385760$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6385760$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Pileggi, Lawrence</creatorcontrib><creatorcontrib>Sarrafzadeh, Majid</creatorcontrib><creatorcontrib>Yeap, Gary K</creatorcontrib><creatorcontrib>Taraporevala, Feroze Peshotan</creatorcontrib><creatorcontrib>Gao, Tong</creatorcontrib><creatorcontrib>Boyle, Douglas B</creatorcontrib><creatorcontrib>Monterey Design Systems, Inc</creatorcontrib><title>System and method for concurrent placement of gates and associated wiring</title><description>1. Field of the Invention A design tool for integrated circuits includes a placement tool which places logic gates and interconnect components concurrently. Probabilistic interconnect models are used to represent the collection of possible interconnect routings that provide acceptable circuit performance and routing area.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZPAMriwuSc1VSMxLUchNLcnIT1FIyy9SSM7PSy4tKkrNK1EoyElMTs0FsfLTFNITS1KLwYoTi4vzkzOB3BSF8syizLx0HgbWtMSc4lReKM3NoODmGuLsoVtaXABUlldSHJ9elAiiDMyMLUzNzQyMiVACAKsoNaw</recordid><startdate>20020507</startdate><enddate>20020507</enddate><creator>Pileggi, Lawrence</creator><creator>Sarrafzadeh, Majid</creator><creator>Yeap, Gary K</creator><creator>Taraporevala, Feroze Peshotan</creator><creator>Gao, Tong</creator><creator>Boyle, Douglas B</creator><scope>EFH</scope></search><sort><creationdate>20020507</creationdate><title>System and method for concurrent placement of gates and associated wiring</title><author>Pileggi, Lawrence ; Sarrafzadeh, Majid ; Yeap, Gary K ; Taraporevala, Feroze Peshotan ; Gao, Tong ; Boyle, Douglas B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_063857603</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Pileggi, Lawrence</creatorcontrib><creatorcontrib>Sarrafzadeh, Majid</creatorcontrib><creatorcontrib>Yeap, Gary K</creatorcontrib><creatorcontrib>Taraporevala, Feroze Peshotan</creatorcontrib><creatorcontrib>Gao, Tong</creatorcontrib><creatorcontrib>Boyle, Douglas B</creatorcontrib><creatorcontrib>Monterey Design Systems, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pileggi, Lawrence</au><au>Sarrafzadeh, Majid</au><au>Yeap, Gary K</au><au>Taraporevala, Feroze Peshotan</au><au>Gao, Tong</au><au>Boyle, Douglas B</au><aucorp>Monterey Design Systems, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for concurrent placement of gates and associated wiring</title><date>2002-05-07</date><risdate>2002</risdate><abstract>1. Field of the Invention A design tool for integrated circuits includes a placement tool which places logic gates and interconnect components concurrently. Probabilistic interconnect models are used to represent the collection of possible interconnect routings that provide acceptable circuit performance and routing area.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06385760
source USPTO Issued Patents
title System and method for concurrent placement of gates and associated wiring
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T12%3A17%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Pileggi,%20Lawrence&rft.aucorp=Monterey%20Design%20Systems,%20Inc&rft.date=2002-05-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06385760%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true