Multilevel circuit implementation for a tristate bus
The present invention relates to a method and/or architecture for tristate busses generally and, more particularly, to a method and/or architecture for a multilevel circuit implementation for a tristate bus. An apparatus comprising a first circuit and a second circuit. The first circuit may be confi...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | The present invention relates to a method and/or architecture for tristate busses generally and, more particularly, to a method and/or architecture for a multilevel circuit implementation for a tristate bus.
An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to drive a first bus in response to a first control signal. The second circuit may be configured to control a voltage of the first bus in response to the first control signal. |
|---|