Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files

Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files

Effective remote register file access time can be reduced in a clustered VLIW processor using partitioned register files and some additional hardware for pre-fetching remote registers. An instruction pre-fetcher and an instruction pre-decoder is used for pre-fetching and partially decoding instructi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Kailas, Krishnan
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kailas, Krishnan
description Effective remote register file access time can be reduced in a clustered VLIW processor using partitioned register files and some additional hardware for pre-fetching remote registers. An instruction pre-fetcher and an instruction pre-decoder is used for pre-fetching and partially decoding instructions in order to pre-fetch the remote registers required for executing VLIWs at run-time, thus substantially reducing the number of inter-cluster copy instructions. The instructions (VLIWs) are scheduled taking into account the various hardware constraints such as limited inter-cluster communication bandwidth, inter-cluster communication delay, etc.
format Patent
fullrecord <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20040117597</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20040117597</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200401175973</originalsourceid><addsrcrecordid>eNqVjr0KAjEQhK-xEPUdtrUQ7vzhsBZFQTvR8lhymzMQk5Dd2PnuJiD2FsPA7HzDjqv3heThe0CXFQJGlMSgfYQQ_cv0xg2gkQUiPb1QtsGwUARUipjBOEBQNpWMeridT_dCllveSFz4vCpGjHe58OO1scTTaqTRMs2-Pqnmh_11d1wkDijkhLv8lDUKC87dsq7XddO0m227-qf7AY96T5E</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files</title><source>USPTO Published Applications</source><creator>Kailas, Krishnan</creator><creatorcontrib>Kailas, Krishnan</creatorcontrib><description>Effective remote register file access time can be reduced in a clustered VLIW processor using partitioned register files and some additional hardware for pre-fetching remote registers. An instruction pre-fetcher and an instruction pre-decoder is used for pre-fetching and partially decoding instructions in order to pre-fetch the remote registers required for executing VLIWs at run-time, thus substantially reducing the number of inter-cluster copy instructions. The instructions (VLIWs) are scheduled taking into account the various hardware constraints such as limited inter-cluster communication bandwidth, inter-cluster communication delay, etc.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040117597$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,869,881,64032</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/10320150$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kailas, Krishnan</creatorcontrib><title>Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files</title><description>Effective remote register file access time can be reduced in a clustered VLIW processor using partitioned register files and some additional hardware for pre-fetching remote registers. An instruction pre-fetcher and an instruction pre-decoder is used for pre-fetching and partially decoding instructions in order to pre-fetch the remote registers required for executing VLIWs at run-time, thus substantially reducing the number of inter-cluster copy instructions. The instructions (VLIWs) are scheduled taking into account the various hardware constraints such as limited inter-cluster communication bandwidth, inter-cluster communication delay, etc.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNqVjr0KAjEQhK-xEPUdtrUQ7vzhsBZFQTvR8lhymzMQk5Dd2PnuJiD2FsPA7HzDjqv3heThe0CXFQJGlMSgfYQQ_cv0xg2gkQUiPb1QtsGwUARUipjBOEBQNpWMeridT_dCllveSFz4vCpGjHe58OO1scTTaqTRMs2-Pqnmh_11d1wkDijkhLv8lDUKC87dsq7XddO0m227-qf7AY96T5E</recordid><startdate>20040617</startdate><enddate>20040617</enddate><creator>Kailas, Krishnan</creator><scope>EFI</scope></search><sort><creationdate>20040617</creationdate><title>Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files</title><author>Kailas, Krishnan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200401175973</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Kailas, Krishnan</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kailas, Krishnan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files</title><date>2004-06-17</date><risdate>2004</risdate><abstract>Effective remote register file access time can be reduced in a clustered VLIW processor using partitioned register files and some additional hardware for pre-fetching remote registers. An instruction pre-fetcher and an instruction pre-decoder is used for pre-fetching and partially decoding instructions in order to pre-fetch the remote registers required for executing VLIWs at run-time, thus substantially reducing the number of inter-cluster copy instructions. The instructions (VLIWs) are scheduled taking into account the various hardware constraints such as limited inter-cluster communication bandwidth, inter-cluster communication delay, etc.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_applications_20040117597
source USPTO Published Applications
title Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T02%3A22%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kailas,%20Krishnan&rft.date=2004-06-17&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20040117597%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true