Maintaining processor execution during frequency transitioning

An embodiment of the present invention includes a standby clock generator and a selector. The standby clock generator generates a standby clock synchronous to a core clock. The core clock is generated by a core clock generator during a normal operation mode. The core clock generator stops the core c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Derhalli, Islam, Jahagirdar, Sanjeev, George, Varghese, Mangrulkar, Kedar, Nazareth, Mathew
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Derhalli, Islam
Jahagirdar, Sanjeev
George, Varghese
Mangrulkar, Kedar
Nazareth, Mathew
description An embodiment of the present invention includes a standby clock generator and a selector. The standby clock generator generates a standby clock synchronous to a core clock. The core clock is generated by a core clock generator during a normal operation mode. The core clock generator stops the core clock during a frequency transition. The selector generates a processor clock from the standby clock during the frequency transition from the normal operation mode according to a selector control signal.
format Patent
fullrecord <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20030237012</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20030237012</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200302370123</originalsourceid><addsrcrecordid>eNrjZLDzTczMKwHizLx0hYKi_OTU4uL8IoXUitTk0pLM_DyFlNIikFRaUWphaWpecqVCSVFiXnEmSA4ozsPAmpaYU5zKC6W5GTTdXEOcPXRLiwsSS1LzSorjEwsKcjKTE0EaiuONDAyMDYyMzQ0MjYxJUQsAovE4xA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Maintaining processor execution during frequency transitioning</title><source>USPTO Published Applications</source><creator>Derhalli, Islam ; Jahagirdar, Sanjeev ; George, Varghese ; Mangrulkar, Kedar ; Nazareth, Mathew</creator><creatorcontrib>Derhalli, Islam ; Jahagirdar, Sanjeev ; George, Varghese ; Mangrulkar, Kedar ; Nazareth, Mathew</creatorcontrib><description>An embodiment of the present invention includes a standby clock generator and a selector. The standby clock generator generates a standby clock synchronous to a core clock. The core clock is generated by a core clock generator during a normal operation mode. The core clock generator stops the core clock during a frequency transition. The selector generates a processor clock from the standby clock during the frequency transition from the normal operation mode according to a selector control signal.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030237012$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,869,881,64035</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/10180836$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Derhalli, Islam</creatorcontrib><creatorcontrib>Jahagirdar, Sanjeev</creatorcontrib><creatorcontrib>George, Varghese</creatorcontrib><creatorcontrib>Mangrulkar, Kedar</creatorcontrib><creatorcontrib>Nazareth, Mathew</creatorcontrib><title>Maintaining processor execution during frequency transitioning</title><description>An embodiment of the present invention includes a standby clock generator and a selector. The standby clock generator generates a standby clock synchronous to a core clock. The core clock is generated by a core clock generator during a normal operation mode. The core clock generator stops the core clock during a frequency transition. The selector generates a processor clock from the standby clock during the frequency transition from the normal operation mode according to a selector control signal.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNrjZLDzTczMKwHizLx0hYKi_OTU4uL8IoXUitTk0pLM_DyFlNIikFRaUWphaWpecqVCSVFiXnEmSA4ozsPAmpaYU5zKC6W5GTTdXEOcPXRLiwsSS1LzSorjEwsKcjKTE0EaiuONDAyMDYyMzQ0MjYxJUQsAovE4xA</recordid><startdate>20031225</startdate><enddate>20031225</enddate><creator>Derhalli, Islam</creator><creator>Jahagirdar, Sanjeev</creator><creator>George, Varghese</creator><creator>Mangrulkar, Kedar</creator><creator>Nazareth, Mathew</creator><scope>EFI</scope></search><sort><creationdate>20031225</creationdate><title>Maintaining processor execution during frequency transitioning</title><author>Derhalli, Islam ; Jahagirdar, Sanjeev ; George, Varghese ; Mangrulkar, Kedar ; Nazareth, Mathew</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200302370123</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Derhalli, Islam</creatorcontrib><creatorcontrib>Jahagirdar, Sanjeev</creatorcontrib><creatorcontrib>George, Varghese</creatorcontrib><creatorcontrib>Mangrulkar, Kedar</creatorcontrib><creatorcontrib>Nazareth, Mathew</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Derhalli, Islam</au><au>Jahagirdar, Sanjeev</au><au>George, Varghese</au><au>Mangrulkar, Kedar</au><au>Nazareth, Mathew</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Maintaining processor execution during frequency transitioning</title><date>2003-12-25</date><risdate>2003</risdate><abstract>An embodiment of the present invention includes a standby clock generator and a selector. The standby clock generator generates a standby clock synchronous to a core clock. The core clock is generated by a core clock generator during a normal operation mode. The core clock generator stops the core clock during a frequency transition. The selector generates a processor clock from the standby clock during the frequency transition from the normal operation mode according to a selector control signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_applications_20030237012
source USPTO Published Applications
title Maintaining processor execution during frequency transitioning
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T08%3A59%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Derhalli,%20Islam&rft.date=2003-12-25&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20030237012%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true