DAC/driver waveform generator with phase lock rise time control

A system that generates data waveforms for transmission on a communications network includes a series of sequentially over sampled and switch current sources whose timings are locked to a master delay line and replicas thereof. The master delay is configured as a ring oscillator with its frequency looked to a precise clock reference. The clock controls the rise and fall of the data waveforms thus making them immune to variations in semiconductor processes used to implement the system. 1 Inventors: Hayden C. Cranford, Jr. Raymond P. Rizzo