Electronic parts placement method and a computer readable medium having an electronic parts placement program

When gates are placed on a chip, an average delay budget per stage of the gate is calculated from a target machine cycle time and the number of logic gate stages between an initial point flip-flop and a terminal point flip-flop, a wire length limitation of a net of each stage is calculated from the average delay budget and delay characteristics of the gate of each stage, and the gates are placed by using the wire length limitation as a target function.