Leakage current effects on C - V plots of high- k metal-oxide-semiconductor capacitors

With the employment of ultrathin, high dielectric constant gate materials in advanced semiconductor technology, the conventional capacitance-voltage measurement technique exhibits a series of anomalies. In particular, a nonsaturating increase in the accumulation capacitance with reducing measurement...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of vacuum science & technology. B, Microelectronics and nanometer structures processing, measurement and phenomena Microelectronics and nanometer structures processing, measurement and phenomena, 2009-01, Vol.27 (1), p.352-355
Hauptverfasser: Lu, Y., Hall, S., Tan, L. Z., Mitrovic, I. Z., Davey, W. M., Raeissi, B., Engström, O., Cherkaoui, K., Monaghan, S., Hurley, P. K., Gottlob, H. D. B., Lemme, M. C.
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:With the employment of ultrathin, high dielectric constant gate materials in advanced semiconductor technology, the conventional capacitance-voltage measurement technique exhibits a series of anomalies. In particular, a nonsaturating increase in the accumulation capacitance with reducing measurement frequency is frequently observed, which has not been adequately explained to our knowledge. In this article, the authors provide an explanation for this anomaly and hence set a criterion for the lower bound on measurement frequency. We then present a model which allows the easy extraction of the required parameters and apply it to an experimental set of data.
ISSN:1071-1023
1520-8567
2166-2754
2166-2746
1520-8567
DOI:10.1116/1.3025910