Transformation of a 2-D VLSI systolic adder circuit in 3-D circuits using optical interconnections

An optimal systolic adder is mapped onto three different optoelectronic 3-D systems. It is shown that compared to the 2-D system the latency can be improved from o(√n) to o(n) and the period time from o(√n) to o(1).

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Fey, Dietmar
Format: Buchkapitel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An optimal systolic adder is mapped onto three different optoelectronic 3-D systems. It is shown that compared to the 2-D system the latency can be improved from o(√n) to o(n) and the period time from o(√n) to o(1).
ISSN:0302-9743
1611-3349
DOI:10.1007/BFb0024739