RF design environment closes verification gap
Design verification requires a full suite of circuit and device models, analysis tools, and simulated measurement capabilities. The RF Design Environment (RFDE), introduced in September 2002 as the first product developed as part of the alliance between Agilent Technologies (Santa Rosa, CA) and cade...
Gespeichert in:
Veröffentlicht in: | Microwaves & RF 2003-11, Vol.42 (11), p.86-98 |
---|---|
Hauptverfasser: | , |
Format: | Magazinearticle |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Design verification requires a full suite of circuit and device models, analysis tools, and simulated measurement capabilities. The RF Design Environment (RFDE), introduced in September 2002 as the first product developed as part of the alliance between Agilent Technologies (Santa Rosa, CA) and cadence Design Systems (San Jose, CA), brought frequency-domain circuit simulation technology to mainstream silicon RF/analog/mixed-signal designers. |
---|---|
ISSN: | 0745-2993 2162-1411 |