Modeling of charge trapping induced threshold-voltage instability in high- Kappa gate dielectric FETs

The authors have developed a distributed tunneling model to investigate the threshold-voltage instability induced by charge trapping in field-effect transistors (FETs) using high- Kappa gate dielectric materials. The charge trapping dynamics in the high- Kappa layer are modeled based on a rate equat...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 2006-06, Vol.27 (6)
Hauptverfasser: Liu, Yang, Shanware, A, Colombo, L, Dutton, R
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The authors have developed a distributed tunneling model to investigate the threshold-voltage instability induced by charge trapping in field-effect transistors (FETs) using high- Kappa gate dielectric materials. The charge trapping dynamics in the high- Kappa layer are modeled based on a rate equation, which is self-consistently incorporated into device-level simulations. The model is used to simulate pulsed operation of HfO sub(2) based n-type FETs; good agreement is obtained with pulsed measurements including the dependence of the threshold-voltage shift on pulse heights and durations. The trap-energy-level shift due to the polaron effect is found to be critical to model the pulse-height dependence of the threshold-voltage shift.
ISSN:0741-3106
DOI:10.1109/LED.2006.874760