A 0.027-mm super(2) Self-Calibrating Successive Approximation ADC Core in 0.18-[mu]m CMOS
We present a 10-bit 1-MS/s successive approximation analog-to-digital converter core including a charge redistribution digital-to-analog converter and a comparator. A new linearity calibration technique enables use of a nearly minimum capacitor limited by kT/C noise. The ADC core without digital con...
Gespeichert in:
| Veröffentlicht in: | IEICE transactions on fundamentals of electronics, communications and computer sciences communications and computer sciences, 2009-01, Vol.E92.A (2), p.360-366 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 366 |
|---|---|
| container_issue | 2 |
| container_start_page | 360 |
| container_title | IEICE transactions on fundamentals of electronics, communications and computer sciences |
| container_volume | E92.A |
| creator | Kuramochi, Yasuhide Matsuzawa, Akira Kawabata, Masayuki |
| description | We present a 10-bit 1-MS/s successive approximation analog-to-digital converter core including a charge redistribution digital-to-analog converter and a comparator. A new linearity calibration technique enables use of a nearly minimum capacitor limited by kT/C noise. The ADC core without digital control blocks has been fabricated in a 0.18-[mu]m CMOS process and consumes 118[mu]W at 1.8V power supply. Also, the active area of ADC core is realized to be 0.027mm super(2). The calibration improves the SNDR by 13.4dB and the SFDR by 21.0dB. The measured SNDR and SFDR at 1kHz input are 55.2dB and 73.2dB respectively. |
| doi_str_mv | 10.1587/transfun.E92.A.360 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_889420046</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>889420046</sourcerecordid><originalsourceid>FETCH-proquest_miscellaneous_8894200463</originalsourceid><addsrcrecordid>eNqNjLFOwzAURT2ARKH8ANPbgMGu7aSNO0amiAUxhAUhVJnoBRnZTvCLEZ9PBj6A6Q7nnMvYlZJCbU2zmbNLNJQkDnstWlHt5AlbqabeclVVzRk7J_qUUhmt6hV7aUEKqRseI1CZMN_oW-gwDNy64N-zm336gK70PRL5b4R2mvL44-MCxgTtnQU7ZgSflh9l-GssbxHs41O3ZqeDC4SXf3vBru8Pz_aBL_1XQZqP0VOPIbiEY6GjMftaS1nvqv-bv-e5SKI</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>889420046</pqid></control><display><type>article</type><title>A 0.027-mm super(2) Self-Calibrating Successive Approximation ADC Core in 0.18-[mu]m CMOS</title><source>J-STAGE Free</source><creator>Kuramochi, Yasuhide ; Matsuzawa, Akira ; Kawabata, Masayuki</creator><creatorcontrib>Kuramochi, Yasuhide ; Matsuzawa, Akira ; Kawabata, Masayuki</creatorcontrib><description>We present a 10-bit 1-MS/s successive approximation analog-to-digital converter core including a charge redistribution digital-to-analog converter and a comparator. A new linearity calibration technique enables use of a nearly minimum capacitor limited by kT/C noise. The ADC core without digital control blocks has been fabricated in a 0.18-[mu]m CMOS process and consumes 118[mu]W at 1.8V power supply. Also, the active area of ADC core is realized to be 0.027mm super(2). The calibration improves the SNDR by 13.4dB and the SFDR by 21.0dB. The measured SNDR and SFDR at 1kHz input are 55.2dB and 73.2dB respectively.</description><identifier>ISSN: 1745-1337</identifier><identifier>DOI: 10.1587/transfun.E92.A.360</identifier><language>eng</language><subject>Active control ; Approximation ; Calibration ; Charge ; CMOS ; Electronics ; Linearity ; Mathematical analysis</subject><ispartof>IEICE transactions on fundamentals of electronics, communications and computer sciences, 2009-01, Vol.E92.A (2), p.360-366</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27922,27923</link.rule.ids></links><search><creatorcontrib>Kuramochi, Yasuhide</creatorcontrib><creatorcontrib>Matsuzawa, Akira</creatorcontrib><creatorcontrib>Kawabata, Masayuki</creatorcontrib><title>A 0.027-mm super(2) Self-Calibrating Successive Approximation ADC Core in 0.18-[mu]m CMOS</title><title>IEICE transactions on fundamentals of electronics, communications and computer sciences</title><description>We present a 10-bit 1-MS/s successive approximation analog-to-digital converter core including a charge redistribution digital-to-analog converter and a comparator. A new linearity calibration technique enables use of a nearly minimum capacitor limited by kT/C noise. The ADC core without digital control blocks has been fabricated in a 0.18-[mu]m CMOS process and consumes 118[mu]W at 1.8V power supply. Also, the active area of ADC core is realized to be 0.027mm super(2). The calibration improves the SNDR by 13.4dB and the SFDR by 21.0dB. The measured SNDR and SFDR at 1kHz input are 55.2dB and 73.2dB respectively.</description><subject>Active control</subject><subject>Approximation</subject><subject>Calibration</subject><subject>Charge</subject><subject>CMOS</subject><subject>Electronics</subject><subject>Linearity</subject><subject>Mathematical analysis</subject><issn>1745-1337</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><recordid>eNqNjLFOwzAURT2ARKH8ANPbgMGu7aSNO0amiAUxhAUhVJnoBRnZTvCLEZ9PBj6A6Q7nnMvYlZJCbU2zmbNLNJQkDnstWlHt5AlbqabeclVVzRk7J_qUUhmt6hV7aUEKqRseI1CZMN_oW-gwDNy64N-zm336gK70PRL5b4R2mvL44-MCxgTtnQU7ZgSflh9l-GssbxHs41O3ZqeDC4SXf3vBru8Pz_aBL_1XQZqP0VOPIbiEY6GjMftaS1nvqv-bv-e5SKI</recordid><startdate>20090101</startdate><enddate>20090101</enddate><creator>Kuramochi, Yasuhide</creator><creator>Matsuzawa, Akira</creator><creator>Kawabata, Masayuki</creator><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20090101</creationdate><title>A 0.027-mm super(2) Self-Calibrating Successive Approximation ADC Core in 0.18-[mu]m CMOS</title><author>Kuramochi, Yasuhide ; Matsuzawa, Akira ; Kawabata, Masayuki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_miscellaneous_8894200463</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Active control</topic><topic>Approximation</topic><topic>Calibration</topic><topic>Charge</topic><topic>CMOS</topic><topic>Electronics</topic><topic>Linearity</topic><topic>Mathematical analysis</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kuramochi, Yasuhide</creatorcontrib><creatorcontrib>Matsuzawa, Akira</creatorcontrib><creatorcontrib>Kawabata, Masayuki</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEICE transactions on fundamentals of electronics, communications and computer sciences</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Kuramochi, Yasuhide</au><au>Matsuzawa, Akira</au><au>Kawabata, Masayuki</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 0.027-mm super(2) Self-Calibrating Successive Approximation ADC Core in 0.18-[mu]m CMOS</atitle><jtitle>IEICE transactions on fundamentals of electronics, communications and computer sciences</jtitle><date>2009-01-01</date><risdate>2009</risdate><volume>E92.A</volume><issue>2</issue><spage>360</spage><epage>366</epage><pages>360-366</pages><issn>1745-1337</issn><abstract>We present a 10-bit 1-MS/s successive approximation analog-to-digital converter core including a charge redistribution digital-to-analog converter and a comparator. A new linearity calibration technique enables use of a nearly minimum capacitor limited by kT/C noise. The ADC core without digital control blocks has been fabricated in a 0.18-[mu]m CMOS process and consumes 118[mu]W at 1.8V power supply. Also, the active area of ADC core is realized to be 0.027mm super(2). The calibration improves the SNDR by 13.4dB and the SFDR by 21.0dB. The measured SNDR and SFDR at 1kHz input are 55.2dB and 73.2dB respectively.</abstract><doi>10.1587/transfun.E92.A.360</doi></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 1745-1337 |
| ispartof | IEICE transactions on fundamentals of electronics, communications and computer sciences, 2009-01, Vol.E92.A (2), p.360-366 |
| issn | 1745-1337 |
| language | eng |
| recordid | cdi_proquest_miscellaneous_889420046 |
| source | J-STAGE Free |
| subjects | Active control Approximation Calibration Charge CMOS Electronics Linearity Mathematical analysis |
| title | A 0.027-mm super(2) Self-Calibrating Successive Approximation ADC Core in 0.18-[mu]m CMOS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T05%3A23%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%200.027-mm%20super(2)%20Self-Calibrating%20Successive%20Approximation%20ADC%20Core%20in%200.18-%5Bmu%5Dm%20CMOS&rft.jtitle=IEICE%20transactions%20on%20fundamentals%20of%20electronics,%20communications%20and%20computer%20sciences&rft.au=Kuramochi,%20Yasuhide&rft.date=2009-01-01&rft.volume=E92.A&rft.issue=2&rft.spage=360&rft.epage=366&rft.pages=360-366&rft.issn=1745-1337&rft_id=info:doi/10.1587/transfun.E92.A.360&rft_dat=%3Cproquest%3E889420046%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=889420046&rft_id=info:pmid/&rfr_iscdi=true |