On-Chip Single Tone Pseudo-Noise Generator for Analog IP Noise Tolerance Measurement

A single tone pseudo-noise generator with a harmonic-eliminated waveform is proposed for measuring noise tolerance of analog IPs. In the waveform, the harmonics up to the thirteenth are eliminated by combining seven rectangular waves with 22.5- degree spacing phases. The proposed waveform includes o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEICE Transactions on Electronics 2011/06/01, Vol.E94.C(6), pp.1024-1031
Hauptverfasser: SODA, Masaaki, BANDO, Yoji, TAKAYA, Satoshi, OHKAWA, Toru, TAKARAMOTO, Toshiharu, YAMADA, Toshio, KUMASHIRO, Shigetaka, MOGAMI, Tohru, NAGATA, Makoto
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A single tone pseudo-noise generator with a harmonic-eliminated waveform is proposed for measuring noise tolerance of analog IPs. In the waveform, the harmonics up to the thirteenth are eliminated by combining seven rectangular waves with 22.5- degree spacing phases. The proposed waveform includes only high region frequency harmonic components, which are easily suppressed by a low-order filter. This characteristic enables simple circuit implementation for a sine wave generator. In the circuit, the harmonic eliminated waveform generator is combined with a current controlled oscillator and a frequency adjustment circuit. The single tone pseudo-noise generator can generate power line noise from 20MHz to 220MHz with 1MHz steps. The SFDR of 40dB is obtained at the noise frequency of 100MHz. The circuit enables the measurement of frequency response characteristics measurements such as PSRR.
ISSN:0916-8524
1745-1353
1745-1353
DOI:10.1587/transele.E94.C.1024