A Design of the Signal Processing Hardware Platform for Communication Systems

In this letter, an efficient hardware platform for the digital signal processing for OFDM communication systems is presented. The hardware platform consists of a single FPGA having 900K gates, two DSPs with maximum 8,000 MIPS at 1GHz clock, 2-channel ADC and DAC supporting maximum 125MHz sampling ra...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEICE Transactions on Communications 2008/03/01, Vol.E91.B(3), pp.939-942
Hauptverfasser:	LEE, Byung Wook, CHO, Sung Ho
Format:	Artikel
Sprache:	eng
Schlagworte:	Analog-digital conversion, digital-analog conversion, pcm coding Applied sciences Clocks Communication systems Computer programs Design engineering DSP Exact sciences and technology FPGA Hardware IEEE 802.16 Information, signal and communications theory Miscellaneous Multiplexing OFDM platform Platforms Sampling Signal and communications theory Signal processing Systems, networks and services of telecommunications Telecommunications Telecommunications and information theory Transmission and modulation (techniques and equipments)
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	In this letter, an efficient hardware platform for the digital signal processing for OFDM communication systems is presented. The hardware platform consists of a single FPGA having 900K gates, two DSPs with maximum 8,000 MIPS at 1GHz clock, 2-channel ADC and DAC supporting maximum 125MHz sampling rate, and flexible data bus architecture, so that a wide variety of baseband signal processing algorithms for practical OFDM communication systems may be implemented and tested. The IEEE 802.16d software modem is also presented in order to verify the effectiveness and usefulness of the designed platform.
ISSN:	0916-8516 1745-1345 1745-1345
DOI:	10.1093/ietcom/e91-b.3.939