FinFET-Based Flex-Vth SRAM Design for Drastic Standby-Leakage-Current Reduction

Aiming at drastically reducing standby leakage current, an SRAM using Four-Terminal- (4T-) FinFETs, named Flex-Vth SRAM, with a dynamic row-by-row threshold voltage control (RRTC) was developed. The Flex-Vth SRAM realizes an extremely low standby-leakage current thanks to the flexible threshold-volt...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEICE Transactions on Electronics 2008/04/01, Vol.E91.C(4), pp.534-542
Hauptverfasser: O'UCHI, Shin-ichi, MASAHARA, Meishoku, ENDO, Kazuhiko, LIU, Yongxun, MATSUKAWA, Takashi, SAKAMOTO, Kunihiro, SEKIGAWA, Toshihiro, KOIKE, Hanpei, SUZUKI, Eiichi
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Aiming at drastically reducing standby leakage current, an SRAM using Four-Terminal- (4T-) FinFETs, named Flex-Vth SRAM, with a dynamic row-by-row threshold voltage control (RRTC) was developed. The Flex-Vth SRAM realizes an extremely low standby-leakage current thanks to the flexible threshold-voltage (Vth) controllability of the 4T-FinFETs, while its access speed and static noise margin (SNM) are maintained. A TCAD-based Monte Carlo simulation indicates that even when the process-induced random variation in the device performance is taken into account, the Flex-Vth SRAM reduces the leakage current to 1/100 of that of a standard SRAM in a 256×256 array, where 20-nm-gate-length technologies with the same on-current are assumed.
ISSN:0916-8524
1745-1353
1745-1353
DOI:10.1093/ietele/e91-c.4.534