A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction

In this paper, we present a fast mode decision algorithm and design its VLSI architecture for H.264 intra-prediction. A regular spatial domain filtering technique is proposed to compute the dominant edge strength (DES) to reduce the possible predictive modes. Experimental results revealed that the p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems for video technology 2007-10, Vol.17 (10), p.1414-1422
Hauptverfasser: WANG, Jia-Ching, WANG, Jhing-Fa, YANG, Jar-Ferr, CHEN, Jang-Ting
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1422
container_issue 10
container_start_page 1414
container_title IEEE transactions on circuits and systems for video technology
container_volume 17
creator WANG, Jia-Ching
WANG, Jhing-Fa
YANG, Jar-Ferr
CHEN, Jang-Ting
description In this paper, we present a fast mode decision algorithm and design its VLSI architecture for H.264 intra-prediction. A regular spatial domain filtering technique is proposed to compute the dominant edge strength (DES) to reduce the possible predictive modes. Experimental results revealed that the proposed fast intra-algorithm reduces 40% computation with slight peak signal-to-noise ratio (PSNR) degradation. The designed DES VLSI engine comprises a zigzag converter, a DES finite-state machine (FSM), and a DES core. The former two units handle memory allocation and control flow while the last performs pseudoblock computation, edge filtering, and dominant edge strength extraction. With semicustom design fabricated by 0.18 mum CMOS single-poly-six-metal technology, the realized die size is roughly 0.15 times 0.15 mm 2 and can be operated at 66 MHz.
doi_str_mv 10.1109/TCSVT.2007.903786
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_34499665</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4335637</ieee_id><sourcerecordid>889377440</sourcerecordid><originalsourceid>FETCH-LOGICAL-c451t-875d52f6e46c4fcb5c89c04597a8c2f300ea2aa7d224d6fd6c13cec42a5f0fe23</originalsourceid><addsrcrecordid>eNp9kUtLAzEUhQdRsFZ_gLgJgrqaNu_HslRrCxWV1m5DzCR1ynRGk-nCf29qi4ILV_fC_c6Bc0-WnSPYQwiq_nw4W8x7GELRU5AIyQ-yDmJM5hhDdph2yFAuMWLH2UmMKwgRlVR0sucBGJnYgoemcODW2TKWTQ0G1bIJZfu2BqYuwKSNYDGdTdI9lssa-CaAcQ9z2h8shmBSt8HkT8EVpW2T-DQ78qaK7mw_u9nL6G4-HOfTx_vJcDDNLWWozaVgBcOeO8ot9faVWakspEwJIy32BEJnsDGiwJgW3BfcImKdpdgwD73DpJvd7HzfQ_OxcbHV6zJaV1Wmds0maikVEYJSmMjrf0lCqVKcswRe_gFXzSbUKYVWCGNEEeIJQjvIhibG4Lx-D-XahE-NoN52ob-70Nsu9K6LpLnaG5toTeWDqdOnf4UKEZISJ-5ix5XOuZ8zJYRxIsgXLqCPKw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>912214116</pqid></control><display><type>article</type><title>A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction</title><source>IEEE Electronic Library (IEL)</source><creator>WANG, Jia-Ching ; WANG, Jhing-Fa ; YANG, Jar-Ferr ; CHEN, Jang-Ting</creator><creatorcontrib>WANG, Jia-Ching ; WANG, Jhing-Fa ; YANG, Jar-Ferr ; CHEN, Jang-Ting</creatorcontrib><description>In this paper, we present a fast mode decision algorithm and design its VLSI architecture for H.264 intra-prediction. A regular spatial domain filtering technique is proposed to compute the dominant edge strength (DES) to reduce the possible predictive modes. Experimental results revealed that the proposed fast intra-algorithm reduces 40% computation with slight peak signal-to-noise ratio (PSNR) degradation. The designed DES VLSI engine comprises a zigzag converter, a DES finite-state machine (FSM), and a DES core. The former two units handle memory allocation and control flow while the last performs pseudoblock computation, edge filtering, and dominant edge strength extraction. With semicustom design fabricated by 0.18 mum CMOS single-poly-six-metal technology, the realized die size is roughly 0.15 times 0.15 mm 2 and can be operated at 66 MHz.</description><identifier>ISSN: 1051-8215</identifier><identifier>EISSN: 1558-2205</identifier><identifier>DOI: 10.1109/TCSVT.2007.903786</identifier><identifier>CODEN: ITCTEM</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Advanced video coding (AVC) ; Algorithm design and analysis ; Algorithms ; Applied sciences ; Automatic voltage control ; CMOS technology ; Computation ; Computer architecture ; Degradation ; Design engineering ; Design. Technologies. Operation analysis. Testing ; Detection, estimation, filtering, equalization, prediction ; dominant edge extraction ; Electronics ; Exact sciences and technology ; Filtering ; Filtration ; H264 ; IEC standards ; Image processing ; Information, signal and communications theory ; Integrated circuits ; intra-mode decision ; intra-prediction ; PSNR ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Signal and communications theory ; Signal processing ; Signal, noise ; Strength ; Telecommunications and information theory ; Very large scale integration ; Video coding</subject><ispartof>IEEE transactions on circuits and systems for video technology, 2007-10, Vol.17 (10), p.1414-1422</ispartof><rights>2007 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2007</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c451t-875d52f6e46c4fcb5c89c04597a8c2f300ea2aa7d224d6fd6c13cec42a5f0fe23</citedby><cites>FETCH-LOGICAL-c451t-875d52f6e46c4fcb5c89c04597a8c2f300ea2aa7d224d6fd6c13cec42a5f0fe23</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4335637$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4335637$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=19133300$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>WANG, Jia-Ching</creatorcontrib><creatorcontrib>WANG, Jhing-Fa</creatorcontrib><creatorcontrib>YANG, Jar-Ferr</creatorcontrib><creatorcontrib>CHEN, Jang-Ting</creatorcontrib><title>A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction</title><title>IEEE transactions on circuits and systems for video technology</title><addtitle>TCSVT</addtitle><description>In this paper, we present a fast mode decision algorithm and design its VLSI architecture for H.264 intra-prediction. A regular spatial domain filtering technique is proposed to compute the dominant edge strength (DES) to reduce the possible predictive modes. Experimental results revealed that the proposed fast intra-algorithm reduces 40% computation with slight peak signal-to-noise ratio (PSNR) degradation. The designed DES VLSI engine comprises a zigzag converter, a DES finite-state machine (FSM), and a DES core. The former two units handle memory allocation and control flow while the last performs pseudoblock computation, edge filtering, and dominant edge strength extraction. With semicustom design fabricated by 0.18 mum CMOS single-poly-six-metal technology, the realized die size is roughly 0.15 times 0.15 mm 2 and can be operated at 66 MHz.</description><subject>Advanced video coding (AVC)</subject><subject>Algorithm design and analysis</subject><subject>Algorithms</subject><subject>Applied sciences</subject><subject>Automatic voltage control</subject><subject>CMOS technology</subject><subject>Computation</subject><subject>Computer architecture</subject><subject>Degradation</subject><subject>Design engineering</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Detection, estimation, filtering, equalization, prediction</subject><subject>dominant edge extraction</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Filtering</subject><subject>Filtration</subject><subject>H264</subject><subject>IEC standards</subject><subject>Image processing</subject><subject>Information, signal and communications theory</subject><subject>Integrated circuits</subject><subject>intra-mode decision</subject><subject>intra-prediction</subject><subject>PSNR</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Signal and communications theory</subject><subject>Signal processing</subject><subject>Signal, noise</subject><subject>Strength</subject><subject>Telecommunications and information theory</subject><subject>Very large scale integration</subject><subject>Video coding</subject><issn>1051-8215</issn><issn>1558-2205</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2007</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNp9kUtLAzEUhQdRsFZ_gLgJgrqaNu_HslRrCxWV1m5DzCR1ynRGk-nCf29qi4ILV_fC_c6Bc0-WnSPYQwiq_nw4W8x7GELRU5AIyQ-yDmJM5hhDdph2yFAuMWLH2UmMKwgRlVR0sucBGJnYgoemcODW2TKWTQ0G1bIJZfu2BqYuwKSNYDGdTdI9lssa-CaAcQ9z2h8shmBSt8HkT8EVpW2T-DQ78qaK7mw_u9nL6G4-HOfTx_vJcDDNLWWozaVgBcOeO8ot9faVWakspEwJIy32BEJnsDGiwJgW3BfcImKdpdgwD73DpJvd7HzfQ_OxcbHV6zJaV1Wmds0maikVEYJSmMjrf0lCqVKcswRe_gFXzSbUKYVWCGNEEeIJQjvIhibG4Lx-D-XahE-NoN52ob-70Nsu9K6LpLnaG5toTeWDqdOnf4UKEZISJ-5ix5XOuZ8zJYRxIsgXLqCPKw</recordid><startdate>20071001</startdate><enddate>20071001</enddate><creator>WANG, Jia-Ching</creator><creator>WANG, Jhing-Fa</creator><creator>YANG, Jar-Ferr</creator><creator>CHEN, Jang-Ting</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20071001</creationdate><title>A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction</title><author>WANG, Jia-Ching ; WANG, Jhing-Fa ; YANG, Jar-Ferr ; CHEN, Jang-Ting</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c451t-875d52f6e46c4fcb5c89c04597a8c2f300ea2aa7d224d6fd6c13cec42a5f0fe23</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Advanced video coding (AVC)</topic><topic>Algorithm design and analysis</topic><topic>Algorithms</topic><topic>Applied sciences</topic><topic>Automatic voltage control</topic><topic>CMOS technology</topic><topic>Computation</topic><topic>Computer architecture</topic><topic>Degradation</topic><topic>Design engineering</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Detection, estimation, filtering, equalization, prediction</topic><topic>dominant edge extraction</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Filtering</topic><topic>Filtration</topic><topic>H264</topic><topic>IEC standards</topic><topic>Image processing</topic><topic>Information, signal and communications theory</topic><topic>Integrated circuits</topic><topic>intra-mode decision</topic><topic>intra-prediction</topic><topic>PSNR</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Signal and communications theory</topic><topic>Signal processing</topic><topic>Signal, noise</topic><topic>Strength</topic><topic>Telecommunications and information theory</topic><topic>Very large scale integration</topic><topic>Video coding</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>WANG, Jia-Ching</creatorcontrib><creatorcontrib>WANG, Jhing-Fa</creatorcontrib><creatorcontrib>YANG, Jar-Ferr</creatorcontrib><creatorcontrib>CHEN, Jang-Ting</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on circuits and systems for video technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG, Jia-Ching</au><au>WANG, Jhing-Fa</au><au>YANG, Jar-Ferr</au><au>CHEN, Jang-Ting</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction</atitle><jtitle>IEEE transactions on circuits and systems for video technology</jtitle><stitle>TCSVT</stitle><date>2007-10-01</date><risdate>2007</risdate><volume>17</volume><issue>10</issue><spage>1414</spage><epage>1422</epage><pages>1414-1422</pages><issn>1051-8215</issn><eissn>1558-2205</eissn><coden>ITCTEM</coden><abstract>In this paper, we present a fast mode decision algorithm and design its VLSI architecture for H.264 intra-prediction. A regular spatial domain filtering technique is proposed to compute the dominant edge strength (DES) to reduce the possible predictive modes. Experimental results revealed that the proposed fast intra-algorithm reduces 40% computation with slight peak signal-to-noise ratio (PSNR) degradation. The designed DES VLSI engine comprises a zigzag converter, a DES finite-state machine (FSM), and a DES core. The former two units handle memory allocation and control flow while the last performs pseudoblock computation, edge filtering, and dominant edge strength extraction. With semicustom design fabricated by 0.18 mum CMOS single-poly-six-metal technology, the realized die size is roughly 0.15 times 0.15 mm 2 and can be operated at 66 MHz.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/TCSVT.2007.903786</doi><tpages>9</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1051-8215
ispartof IEEE transactions on circuits and systems for video technology, 2007-10, Vol.17 (10), p.1414-1422
issn 1051-8215
1558-2205
language eng
recordid cdi_proquest_miscellaneous_34499665
source IEEE Electronic Library (IEL)
subjects Advanced video coding (AVC)
Algorithm design and analysis
Algorithms
Applied sciences
Automatic voltage control
CMOS technology
Computation
Computer architecture
Degradation
Design engineering
Design. Technologies. Operation analysis. Testing
Detection, estimation, filtering, equalization, prediction
dominant edge extraction
Electronics
Exact sciences and technology
Filtering
Filtration
H264
IEC standards
Image processing
Information, signal and communications theory
Integrated circuits
intra-mode decision
intra-prediction
PSNR
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Signal and communications theory
Signal processing
Signal, noise
Strength
Telecommunications and information theory
Very large scale integration
Video coding
title A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T23%3A50%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Fast%20Mode%20Decision%20Algorithm%20and%20Its%20VLSI%20Design%20for%20H.264/AVC%20Intra-Prediction&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems%20for%20video%20technology&rft.au=WANG,%20Jia-Ching&rft.date=2007-10-01&rft.volume=17&rft.issue=10&rft.spage=1414&rft.epage=1422&rft.pages=1414-1422&rft.issn=1051-8215&rft.eissn=1558-2205&rft.coden=ITCTEM&rft_id=info:doi/10.1109/TCSVT.2007.903786&rft_dat=%3Cproquest_RIE%3E889377440%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=912214116&rft_id=info:pmid/&rft_ieee_id=4335637&rfr_iscdi=true