A Universal Shifter with Packed Data Formats

A Universal Shifter with Packed Data Formats

In this letter, we propose a universal shifter architecture which executes parallel vector shift operations as well as data reorganizing operations concerning packed data formats. The universal shifter is beneficial in cost-effectively implementing microprocessors' SIMD ISA extensions. It reduc...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of electronics and communications 2003, Vol.57 (6), p.420-422
Hauptverfasser: Jeong, Woo-Kyeong, Lee, Yong-Surk
Format: Artikel
Sprache:eng
Schlagworte:
Barrel shifter
Crossbar network
Packed data
SIMD
Universal shifter
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this letter, we propose a universal shifter architecture which executes parallel vector shift operations as well as data reorganizing operations concerning packed data formats. The universal shifter is beneficial in cost-effectively implementing microprocessors' SIMD ISA extensions. It reduces the overall occupied area by 56% and delay time by 6% compared to the conventional implementations which have duplicated operational units.
ISSN:1434-8411
1618-0399
DOI:10.1078/1434-8411-54100195