A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression

A 0.5-V sigma-delta modulator implemented in a 0.15-μm FD-SOI process with low VTH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measuremen...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Ishida, Koichi, Tamtrakarn, Atit, Sakurai, Takayasu
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 99
container_issue
container_start_page 98
container_title
container_volume
creator Ishida, Koichi
Tamtrakarn, Atit
Sakurai, Takayasu
description A 0.5-V sigma-delta modulator implemented in a 0.15-μm FD-SOI process with low VTH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing non-linear leakage effects while the conventional circuit can achieve 4-bit resolution.
doi_str_mv 10.1145/1118299.1118325
format Conference Proceeding
fullrecord <record><control><sourceid>proquest_acm_b</sourceid><recordid>TN_cdi_proquest_miscellaneous_31053051</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>31053051</sourcerecordid><originalsourceid>FETCH-LOGICAL-a173t-34c0582ee5bebabd2abcdf820d64d0262f13ff1c78d2bd3f39eecaec202217d83</originalsourceid><addsrcrecordid>eNqNkEtrwzAQhAWl0JL63KtOpRe7elixfQyhLwj0kvYq9FjZbmQrtWT69-uQ_IAuC8MOM3v4ELqnpKC0FE-U0po1TXFSzsQVypqqJsvyphSU36Asxm-yzHJTsb5FZoNJIfIvHPt2ULkFnxQegp29SmHCc-zHFqtR-dDifR5_-2Q6HE0HA2C3BFIHOM46dRPELniLPaiDak_m8bh4sQ_jHbp2ykfILrpCny_P--1bvvt4fd9udrmiFU85Lw0RNQMQGrTSliltrKsZsevSErZmjnLnqKlqy7TljjcARoFhhDFa2Zqv0MP573EKPzPEJIc-GvBejRDmKDklgpMFwwoV56Ayg9QhHKKkRJ4AygtAeQEo9dSDWwqP_yzwP4e7clk</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>31053051</pqid></control><display><type>conference_proceeding</type><title>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ishida, Koichi ; Tamtrakarn, Atit ; Sakurai, Takayasu</creator><creatorcontrib>Ishida, Koichi ; Tamtrakarn, Atit ; Sakurai, Takayasu</creatorcontrib><description>A 0.5-V sigma-delta modulator implemented in a 0.15-μm FD-SOI process with low VTH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing non-linear leakage effects while the conventional circuit can achieve 4-bit resolution.</description><identifier>ISBN: 9780780394513</identifier><identifier>ISBN: 0780394518</identifier><identifier>DOI: 10.1145/1118299.1118325</identifier><language>eng</language><publisher>Piscataway, NJ, USA: IEEE Press</publisher><subject>Hardware ; Hardware -- Electronic design automation -- Physical design (EDA) ; Hardware -- Hardware validation ; Hardware -- Integrated circuits -- Interconnect -- Input -- output circuits</subject><ispartof>Proceedings of the 2006 Asia and South Pacific Design Automation Conference, 2006, p.98-99</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,776,780,785,786,27902</link.rule.ids></links><search><creatorcontrib>Ishida, Koichi</creatorcontrib><creatorcontrib>Tamtrakarn, Atit</creatorcontrib><creatorcontrib>Sakurai, Takayasu</creatorcontrib><title>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</title><title>Proceedings of the 2006 Asia and South Pacific Design Automation Conference</title><description>A 0.5-V sigma-delta modulator implemented in a 0.15-μm FD-SOI process with low VTH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing non-linear leakage effects while the conventional circuit can achieve 4-bit resolution.</description><subject>Hardware</subject><subject>Hardware -- Electronic design automation -- Physical design (EDA)</subject><subject>Hardware -- Hardware validation</subject><subject>Hardware -- Integrated circuits -- Interconnect -- Input -- output circuits</subject><isbn>9780780394513</isbn><isbn>0780394518</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNqNkEtrwzAQhAWl0JL63KtOpRe7elixfQyhLwj0kvYq9FjZbmQrtWT69-uQ_IAuC8MOM3v4ELqnpKC0FE-U0po1TXFSzsQVypqqJsvyphSU36Asxm-yzHJTsb5FZoNJIfIvHPt2ULkFnxQegp29SmHCc-zHFqtR-dDifR5_-2Q6HE0HA2C3BFIHOM46dRPELniLPaiDak_m8bh4sQ_jHbp2ykfILrpCny_P--1bvvt4fd9udrmiFU85Lw0RNQMQGrTSliltrKsZsevSErZmjnLnqKlqy7TljjcARoFhhDFa2Zqv0MP573EKPzPEJIc-GvBejRDmKDklgpMFwwoV56Ayg9QhHKKkRJ4AygtAeQEo9dSDWwqP_yzwP4e7clk</recordid><startdate>20060124</startdate><enddate>20060124</enddate><creator>Ishida, Koichi</creator><creator>Tamtrakarn, Atit</creator><creator>Sakurai, Takayasu</creator><general>IEEE Press</general><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20060124</creationdate><title>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</title><author>Ishida, Koichi ; Tamtrakarn, Atit ; Sakurai, Takayasu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a173t-34c0582ee5bebabd2abcdf820d64d0262f13ff1c78d2bd3f39eecaec202217d83</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Hardware</topic><topic>Hardware -- Electronic design automation -- Physical design (EDA)</topic><topic>Hardware -- Hardware validation</topic><topic>Hardware -- Integrated circuits -- Interconnect -- Input -- output circuits</topic><toplevel>online_resources</toplevel><creatorcontrib>Ishida, Koichi</creatorcontrib><creatorcontrib>Tamtrakarn, Atit</creatorcontrib><creatorcontrib>Sakurai, Takayasu</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Ishida, Koichi</au><au>Tamtrakarn, Atit</au><au>Sakurai, Takayasu</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</atitle><btitle>Proceedings of the 2006 Asia and South Pacific Design Automation Conference</btitle><date>2006-01-24</date><risdate>2006</risdate><spage>98</spage><epage>99</epage><pages>98-99</pages><isbn>9780780394513</isbn><isbn>0780394518</isbn><abstract>A 0.5-V sigma-delta modulator implemented in a 0.15-μm FD-SOI process with low VTH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing non-linear leakage effects while the conventional circuit can achieve 4-bit resolution.</abstract><cop>Piscataway, NJ, USA</cop><pub>IEEE Press</pub><doi>10.1145/1118299.1118325</doi><tpages>2</tpages></addata></record>
fulltext fulltext
identifier ISBN: 9780780394513
ispartof Proceedings of the 2006 Asia and South Pacific Design Automation Conference, 2006, p.98-99
issn
language eng
recordid cdi_proquest_miscellaneous_31053051
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Hardware
Hardware -- Electronic design automation -- Physical design (EDA)
Hardware -- Hardware validation
Hardware -- Integrated circuits -- Interconnect -- Input -- output circuits
title A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T09%3A37%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_acm_b&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%200.5-V%20sigma-delta%20modulator%20using%20analog%20T-switch%20scheme%20for%20the%20subthreshold%20leakage%20suppression&rft.btitle=Proceedings%20of%20the%202006%20Asia%20and%20South%20Pacific%20Design%20Automation%20Conference&rft.au=Ishida,%20Koichi&rft.date=2006-01-24&rft.spage=98&rft.epage=99&rft.pages=98-99&rft.isbn=9780780394513&rft.isbn_list=0780394518&rft_id=info:doi/10.1145/1118299.1118325&rft_dat=%3Cproquest_acm_b%3E31053051%3C/proquest_acm_b%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=31053051&rft_id=info:pmid/&rfr_iscdi=true