Silicon chip interfaced with a geometrically defined net of snail neurons

Networks of snail neurons are grown in grooves of a polyester resist on a silicon chip as shown in the Figure. Their electrical activity is controlled by two-way contacts with capacitors I and transistors. The bottom-up design of topologically defined neuronal nets with non-invasive supervision from the semiconductor chip reveals a fundamental problem of yield.