The message-driven processor: a multicomputer processing node with efficient mechanisms

The message-driven processor: a multicomputer processing node with efficient mechanisms

The message-driven processor (MDP), a 36-b, 1.1-million transistor, VLSI microcomputer, specialized to operate efficiently in a multicomputer, is described. The MDP chip includes a processor, a 4096-word by 36-b memory, and a network port. An on-chip memory controller with error checking and correct...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE MICRO 1992-04, Vol.12 (2), p.23-39
Hauptverfasser: Dally, W.J., Fiske, J.A.S., Keen, J.S., Lethin, R.A., Noakes, M.D., Nuth, P.R., Davison, R.E., Fyler, G.A.
Format: Artikel
Sprache:eng
Schlagworte:
Computational modeling
Computer errors
Computer networks
Concurrent computing
Error correction
Error correction codes
Hardware
Parallel processing
Parallel programming
Very large scale integration
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The message-driven processor (MDP), a 36-b, 1.1-million transistor, VLSI microcomputer, specialized to operate efficiently in a multicomputer, is described. The MDP chip includes a processor, a 4096-word by 36-b memory, and a network port. An on-chip memory controller with error checking and correction (ECC) permits local memory to be expanded to one million words by adding external DRAM chips. The MDP incorporates primitive mechanisms for communication, synchronization, and naming which support most proposed parallel programming models. The MDP system architecture, instruction set architecture, network architecture, implementation, and software are discussed.< >
ISSN:0272-1732
1937-4143
DOI:10.1109/40.127581