2D Dual Gate Field-Effect Transistor Enabled Versatile Functions

Advanced computing technologies such as distributed computing and the Internet of Things require highly integrated and multifunctional electronic devices. Beyond the Si technology, 2D-materials-based dual-gate transistors are expected to meet these demands due to the ultra-thin body and the dangling...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Small (Weinheim an der Bergstrasse, Germany) Germany), 2024-01, Vol.20 (2), p.e2304173-e2304173
Hauptverfasser: Pang, Yue, Zhou, Yaoqiang, Tong, Lei, Xu, Jianbin
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Advanced computing technologies such as distributed computing and the Internet of Things require highly integrated and multifunctional electronic devices. Beyond the Si technology, 2D-materials-based dual-gate transistors are expected to meet these demands due to the ultra-thin body and the dangling-bond-free surface. In this work, a molybdenum disulfide (MoS ) asymmetric-dual-gate field-effect transistor (ADGFET) with an In Se top gate and a global bottom gate is designed. The independently controlled double gates enable the device to achieve an on/off ratio of 10 with a low subthreshold swing of 94.3 mV dec while presenting a logic function. The coupling effect between the double gates allows the top gate to work as a charge-trapping layer, realizing nonvolatile memory (10 on/off ratio with retention time over 10 s) and six-level memory states. Additionally, ADGFET displays a tunable photodetection with the responsivity reaching the highest value of 857 A W , benefiting from the interface coupling between the double gates. Meanwhile, the photo-memory property of ADGFET is also verified by using the varying exposure dosages-dependent illumination. The multifunctional applications demonstrate that the ADGFET provides an alternative way to integrate logic, memory, and sensing into one device architecture.
ISSN:1613-6810
1613-6829
DOI:10.1002/smll.202304173