Associative controlling of monolithic parallel processor architectures

The VLSI implementation of monolithic parallel processor architectures is supported by the ongoing progress of semiconductor technology. Nevertheless, a cost efficient realization of flexible parallel processors, suitable for a broad range of video processing applications, requires efficient schemes...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems for video technology 1995-10, Vol.5 (5), p.453-464
Hauptverfasser: Gehrke, W., Gaedke, K.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The VLSI implementation of monolithic parallel processor architectures is supported by the ongoing progress of semiconductor technology. Nevertheless, a cost efficient realization of flexible parallel processors, suitable for a broad range of video processing applications, requires efficient schemes for controlling of the provided parallel data paths. Therefore, a novel associative controlling scheme is presented. This approach enables an efficient implementation of monolithic parallel processors at reasonable hardware cost. The paper presents performance data of associative controlling based on a simplified model in comparison to alternative controlling schemes, like SIMD, MIMD, SPMD, and MSIMD. Furthermore, an overview of the architecture of the currently developed associatively controlled PRISMA video signal processor is given.< >
ISSN:1051-8215
1558-2205
DOI:10.1109/76.473558