A quad-band GSM-GPRS transmitter with digital auto-calibration

A low-power low-voltage fully integrated fast-locking quad-band (850/900/1800/1900-MHz) GSM-GPRS transmitter is described. It exploits closed-loop phase-locked loop (PLL) upconversion using a modulated fractional-N frequency synthesizer with digital auto-calibration. It uses a type-I PLL in a mostly...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE journal of solid-state circuits 2004-12, Vol.39 (12), p.2200-2214
Hauptverfasser:	See Taur Lee, Sher Jiun Fang, Allstot, D.J., Bellaouar, A., Fridi, A.R., Fontaine, P.A.
Format:	Artikel
Sprache:	eng
Schlagworte:	Applied sciences Auto-calibration Bands Circuit properties Circuits CMOS coarse tuning delta-sigma Digital Digital integrated circuits Digital modulation divide-by-two dual-modulus Electric, optical and optoelectronic circuits Electronics Exact sciences and technology fast-locking fractional Frequency modulation Frequency synthesizers GPRS GSM Integrated circuit noise Microwave circuits, microwave integrated circuits, microwave transmission lines, submillimeter wave circuits modulation phase detector Phase locked loops Phase modulation Phase noise phase-locked loops (PLLs) Power supplies pre-emphasis filter Radiocommunications sample-and-hold (S/H) Specifications Telecommunications Telecommunications and information theory Testing, measurement, noise and reliability Transmitters Tuning voltage-controlled oscillators (VCOs)
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	A low-power low-voltage fully integrated fast-locking quad-band (850/900/1800/1900-MHz) GSM-GPRS transmitter is described. It exploits closed-loop phase-locked loop (PLL) upconversion using a modulated fractional-N frequency synthesizer with digital auto-calibration. It uses a type-I PLL in a mostly digital IC with no external components and achieves a lock time of 43 /spl mu/s, a tuning range of 500 MHz, receive-band phase noise of -158dBc/Hz and -165 dBc/Hz for the high and low bands, respectively, and reference feed through of -93.9 dBc. It is implemented in 2.1 mm/sup 2/ using a 0.13-/spl mu/m CMOS process and meets all quad-band GSM transmitter specifications with a current consumption of only 28 mA from a single 1.5-V power supply.
ISSN:	0018-9200 1558-173X
DOI:	10.1109/JSSC.2004.836342