Sub-50 nm gate length SOI transistor development for high performance microprocessors

Partial depleted (PD) SOI technologies have reached maturity for production of high speed, low power microprocessors. The paper will highlight several challenges found during the course of development for bringing 40 nm gate length (L GATE) PD SOI transistors into volume manufacturing for high-speed...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Materials science & engineering. B, Solid-state materials for advanced technology Solid-state materials for advanced technology, 2004-12, Vol.114, p.3-8
Hauptverfasser: Horstmann, M., Greenlaw, D., Feudel, Th, Wei, A., Frohberg, K., Burbach, G., Gerhardt, M., Lenski, M., Stephan, R., Wieczorek, K., Schaller, M., Hohage, J., Ruelke, H., Klais, J., Huebler, P., Luning, S., Bentum, R. van, Grasshoff, G., Schwan, C., Cheek, J., Buller, J., Krishnan, S., Raab, M., Kepler, N.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Partial depleted (PD) SOI technologies have reached maturity for production of high speed, low power microprocessors. The paper will highlight several challenges found during the course of development for bringing 40 nm gate length (L GATE) PD SOI transistors into volume manufacturing for high-speed microprocessors. The key innovations developed for this transistor in order to overcome classical gate oxide and L GATE scaling is an unique differential triple spacer structure, stressed overlayer films inducing strain in the Silicon channel and optimized junctions. This transistor structure yields an outstanding ring oscillator speed with an unloaded inverter delay of 5.5 ps. The found improvements are highly manufacturable and scaleable for future device technologies like FD SOI.
ISSN:0921-5107
1873-4944
DOI:10.1016/j.mseb.2004.07.077